

III Semester

Analog Electronic Circuits			
Course Code	21EC34	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3

Course objectives: This course will enable students to

- Explain various BJT parameters, connections and configurations.
- Design and demonstrate the diode circuits and transistor amplifiers.
- Explain various types of FET biasing and demonstrate the use of FET amplifiers.
- Analyze Power amplifier circuits in different modes of operation.
- Construct Feedback and Oscillator circuits using FET.

Teaching-Learning Process (General Instructions)

These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.

1. Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.
2. Show Video/animation films to explain evolution of communication technologies.
3. Encourage collaborative (Group) Learning in the class
4. Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking
5. Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.
6. Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.
7. Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.

Module-1

BJT Biasing: Biasing in BJT amplifier circuits: The Classical Discrete circuit bias (Voltage-divider bias), Biasing using a collector to base feedback resistor.

Small signal operation and Models: Collector current and transconductance, Base current and input resistance, Emitter current and input resistance, voltage gain, Separating the signal and the DC quantities, The hybrid Π model, The T model.

MOSFETs: Biasing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback resistor.

Small signal operation and modeling: The DC bias point, signal current in drain, voltage gain, small signal equivalent circuit models, transconductance, The T equivalent circuit model.

[Text 1: 3.5(3.5.1, 3.5.3), 3.6(3.6.1 to 3.6.7), 4.5(4.5.1, 4.5.2, 4.5.3), 4.6(4.6.1 to 4.6.7)]

Teaching-Learning Process	Chalk and talk method, Power Point Presentation. Self-study topics: Basic BJT Amplifier Configurations- Design of Common Emitter and Common collector amplifier circuits. RBT Level: L1, L2, L3
----------------------------------	---

Module-2

MOSFET Amplifier configuration: Basic configurations, characterizing amplifiers, CS amplifier with and without source resistance RS, Source follower.

MOSFET internal capacitances and High frequency model: The gate capacitive effect, Junction capacitances, High frequency model.

Frequency response of the CS amplifier: The three frequency bands, high frequency response, Low

	<p>frequency response.</p> <p>Oscillators: FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation)</p> <p>[Text 1: 4.7(4.7.1 to 4.7.4, 4.7.6) 4.8(4.8.1, 4.8.2, 4.8.3), 4.9, 12.2.2, 12.3.1, 12.3.2]</p>
Teaching-Learning Process	<p>Chalk and talk method, Power Point Presentation.</p> <p>Self-study topics: Discrete Circuit MOS Amplifier – The common source amplifier and the source follower.</p> <p>RBT Level: L1, L2, L3</p>

Module-3

	<p>Feedback Amplifier: General feedback structure, Properties of negative feedback, The Four Basic Feedback Topologies, The series-shunt, series-series, shunt-shunt and shunt-series amplifiers (Qualitative Analysis).</p> <p>Output Stages and Power Amplifiers: Introduction, Classification of output stages, Class A output stage, Class B output stage: Transfer Characteristics, Power Dissipation, Power Conversion efficiency, Class AB output stage, Class C tuned Amplifier.</p> <p>[Text 1: 7.1, 7.2, 7.3, 7.4.1, 7.5.1, 7.6 (7.6.1 to 7.6.3), 13.1, 13.2, 13.3(13.3.1, 13.3.2, 13.3.3, 13.4, 13.7)]</p>
Teaching-Learning Process	<p>Chalk and talk method, Power Point Presentation.</p> <p>Self-study topics: Class D power amplifier.</p> <p>RBT Level: L1, L2, L3</p>

Module-4

	<p>Op-Amp Circuits: Op-amp DC and AC Amplifiers, DAC - Weighted resistor and R-2R ladder, ADC- Successive approximation type, Small Signal half wave rectifier, Absolute value output circuit, Active Filters, First and second order low-pass and high-pass Butterworth filters, Band-pass filters, Band reject filters.</p> <p>555 Timer and its applications: Monostable and Astable Multivibrators.</p> <p>[Text 2: 6.2, 8.11(8.11.1a, 8.11.1b), 8.11.2a, 8.12.2, 8.13 7.2, 7.3, 7.4, 7.5, 7.6, 7.8, 7.9, 9.4.1, 9.4.1(a), 9.4.3, 9.4.3(a)]</p>
Teaching-Learning Process	<p>Chalk and talk method, Power Point Presentation.</p> <p>Self-study topics: Clippers and Clampers, Peak detector, Sample and hold circuit.</p> <p>RBT Level: L1, L2, L3</p>

Module-5

	<p>Overview of Power Electronic Systems: Power Electronic Systems, Power Electronic Converters and Applications.</p> <p>Thyristors: Static Anode-Cathode characteristics and Gate characteristics of SCR, Turn-ON methods, Turn-off Mechanism, Turn-OFF Methods: Natural and Forced Commutation – Class A without design consideration.</p> <p>Gate Trigger Circuit: Resistance Firing Circuit, Resistance capacitance firing circuit, Unijunction Transistor: Basic operation and UJT Firing Circuit.</p> <p>[Text 3: 1.3, 1.5.1.6, 2.2, 2.3, 2.4.2.6, 2.7.2.9, 2.10, 3.2, 3.5.1, 3.5.2, 3.6.1, 3.6.3, 3.6.4]</p>
Teaching-Learning Process	<p>Chalk and talk method, Power Point Presentation.</p> <p>Self-study topics: Basic Construction, working and applications of DIAC, TRIAC, IGBT, GTO.</p> <p>RBT Level: L1, L2, L3</p>

Course Outcomes (Course Skill Set)

At the end of the course the student will be able to :

1. Understand the characteristics of BJTs and FETs for switching and amplifier circuits.
2. Design and analyze FET amplifiers and oscillators with different circuit configurations and biasing conditions.
3. Understand the feedback topologies and approximations in the design of amplifiers and oscillators.
4. Design of circuits using linear ICs for wide range applications such as ADC, DAC, filters and timers.
5. Understand the power electronic device components and its functions for basic power electronic circuits.

Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

Continuous Internal Evaluation:

Three Unit Tests each of 20 Marks (duration 01 hour)

1. First test at the end of 5th week of the semester
2. Second test at the end of the 10th week of the semester
3. Third test at the end of the 15th week of the semester

Two assignments each of 10 Marks

4. First assignment at the end of 4th week of the semester
5. Second assignment at the end of 9th week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for 20 Marks (duration 01 hours)

6. At the end of the 13th week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be scaled down to 50 marks

(to have less stressed CIE, the portion of the syllabus should not be common/repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course). **CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (duration 03 hours)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), should have a mix of topics under that module.

The students have to answer 5 full questions, selecting one full question from each module.

Suggested Learning Resources:

Books

1. Microelectronic Circuits, Theory and Applications, Adel S Sedra, Kenneth C Smith, 6th Edition, Oxford, 2015. ISBN:978-0-19-808913-1
2. Op-Amps and Linear Integrated Circuits, Ramakant A Gayakwad, 4th Edition, Pearson Education, 2018. ISBN: 978-93-325-4991-3
3. Electronic Principles, Albert Malvino, David J Bates, 7th Edition, McGraw Hill Education (India) Private Limited, 2017, ISBN:978-0-07-063424-4

Web links and Video Lectures (e-Resources):

- Integrated Electronics: Analog and Digital Circuits and Systems, Jacob Millman, Christos C. Halkias, McGraw-Hill, 2015.
- Electronic Devices and Circuit, Boylestad & Nashelsky, Eleventh Edition, Pearson, January 2015.



Watermarkly

A E C

21 E C 34

Module - 1

Subscribe EC ACADEMY on youtube



Watermarkly



Analog Electronics Circuits

→ simple form of switch in electronics is a diode.


ON \Rightarrow forward biased OFF \Rightarrow Reverse biased.

→ Advance Version \Rightarrow transistor \rightarrow It is 3 terminal device.
 → used to amplify a weak signal
 → two types \rightarrow NPN \rightarrow PNP. \rightarrow commonly used.

$v = iR$ two junctions. $J_1 J_2$



$V_o > V_i \rightarrow$ Amplifier.




$$V_o = V_i$$

Appropriate

Biasing \rightarrow Voltage applied to device to turn ON.

[Ex- Charging your mobile with 5V & 1A/2A current.]
 \hookrightarrow biasing Voltage.



Bipolar Junction Transistor

BJT


$J_1 J_2$

two terminal OFF
we can use diode
itself

that's why we will use - ③ condition.

① RB RB $\rightarrow V_o = 0 \rightarrow$ OFF region
 ② RB FB \rightarrow Attenuation.

③ FB RB $\rightarrow V_o > V_i \rightarrow$ active region
 ④ FB FB $\rightarrow V_o = V_i =$ saturation region



Transistor

medium

large area.

area

doping

C

C-large

E-medium

B-S small

doping

HIGH


LIGHTLY

doping

LOW

LOW


doping



Simple transistor circuit.



→ Hence for biasing $\left(\frac{I_{C\max}}{2}, \frac{V_{CE\max}}{2} \right)$
 $\left(I_{CQ}, V_{CEQ} \right)$.

Voltage divider bias circuit :- dividing voltage for biasing to establish & stable operating point.



$$\text{if } R_1 = R_2 \text{ then } V_{R_1} = V_{R_2} = \frac{V_{in}}{2}$$

→ Thevenin's theorem.



Step ②

$$R_1 \parallel R_2 \quad R_{th} = \frac{R_1 R_2}{R_1 + R_2}$$


(3)

 $R_C \rightarrow 0/\text{p} \text{ resistance.}$ $R_E \rightarrow \text{Emitter Res.} \rightarrow \text{used for Stability}$
 $R_1 \& R_2 - V_{\text{tg}} \text{ divider bias resistors.}$ $C_1 \& C_2 - \text{Coupling capacitors}$ $V_{CE} - \text{C to E V}_{\text{tg}}$ $V_E - \text{Emitter V}_{\text{tg}}$ $V_{BE} - \text{B to E V}_{\text{tg}} = 0.7$ $V_B - \text{Base V}_{\text{tg}}$ $I_C - \text{Collector current} \rightarrow 0/\text{p current}$ $I_E - \text{Emitter Current} \rightarrow$ $I_B - \text{Base Current} \rightarrow 0/\text{p current}$ Voltage divider circuit. $\Rightarrow V_B = V_{BE} + V_E$ Current gain $= 0/\text{p}/I_C / 0/\text{p} = \frac{I_C}{I_B} = \beta$ $\Rightarrow I_C = \beta I_B$ important

$$I_E = I_C + I_B$$

$$\therefore I_E = \beta I_B + I_B$$

$$I_E = I_B (\beta + 1)$$


Very important formula for transistors.Apply KVL for 0/p side.

$$V_{th} - I_B R_{th} - V_{BE} - I_E R_E = 0$$

$$\therefore I_E = I_B (1 + \beta)$$

$$V_{th} - I_B R_{th} - V_{BE} - I_B (1 + \beta) R_E = 0$$


$$V_{th} - V_{BE} - I_B [R_{th} + (1 + \beta) R_E] = 0$$



$$I_B = \frac{V_{th} - V_{BE}}{R_{th} + (1 + \beta) R_E}$$

$$I_E = \frac{V_{th} - V_{BE}}{R_E + R_{th} / (1 + \beta)}$$

(4)



Apply KVL to o/p side.

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

To find operating point. find I_C & V_{CE}

$$I_C = \frac{V_{CC} - V_{CE} - I_E R_E}{R_C} \rightarrow \text{o/p current}$$

Voltage divider
Current = $0.1 I_B$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E \rightarrow \text{o/p v_{top}}$$

Also, To make I_E insensitive to temp & B variations,

$$V_{TH} \gg V_{BE} \text{ and } R_E \gg \frac{R_B}{I_B} \rightarrow \text{Also to provide large v_{top} swing}$$

$$V_B = V_{TH} = \frac{1}{3} V_{CC} \text{ & } V_{CE} = I_C R_C = \frac{1}{3} V_{CC}$$

Problem

Design a V_{TH} divider biasing for the BJT & specifications
with $V_{CC} = +12V$, $I_E = 1mA$, $B = 100$.

$$V_B = \frac{V_{TH}}{3} = \frac{1}{3} V_{CC} = \frac{1}{3} \times 12 \Rightarrow V_{TH} = 4V \quad I_B = V_B$$

$$\because V_B = V_{BE} + V_E \Rightarrow V_E = V_B - V_{BE} = 4 - 0.7 \Rightarrow V_E = 3.3V$$

$$R_E = \frac{V_E}{I_E} = \frac{3.3}{1mA} \Rightarrow R_E = 3.3k\Omega$$

Voltage divider current = $0.1 I_E = 0.1 \times 1mA = 0.1mA$

$$R_1 + R_2 = \frac{12}{0.1mA} = 120k\Omega$$

$$R_{TH} = \frac{R_1 R_2}{R_1 + R_2} = \frac{80k \times 40k}{80k + 40k}$$

$$V_{TH} = \frac{R_2}{R_1 + R_2} V_{CC} \Rightarrow 4 = \frac{R_2}{120k} \times 12 \Rightarrow 4 = \frac{R_2}{10} \times 12 \Rightarrow R_2 = 40k\Omega$$

$$R_1 + 40k = 120k \Rightarrow R_1 = 80k\Omega$$

$$\therefore I_E = \frac{V_{TH} - V_{BE}}{R_E + R_{TH}/(1+B)} = \frac{4 - 0.7}{8.3k + 26.67/101} = 0.99 \times 10^{-3} A$$

$$I_E \approx 1mA$$

$$\alpha = \frac{B}{B-1} \Rightarrow \alpha = \frac{100}{100-1}$$

$$R_C = \frac{V_{CC} - V_C}{I_E} \quad I_C R_C = \frac{1}{3} V_{CC}$$


$$R_C = \frac{4}{1mA}$$

$$\Rightarrow R_C = 4k\Omega \quad I_C = 0.99 I_E \Rightarrow 0.99mA$$

Watermarkly

(5)

Problem : (2) Calculate V_{CE} & I_C for Below circuit.



$$I_B = \frac{V_{TH} - V_{BE}}{R_B + (1+\beta)R_E}$$

$$I_B = \frac{3.33 - 0.7}{3.33k + (101)500}$$

$$\boxed{I_B = 48.864 \mu A}$$

 \textcircled{B}

$$V_{TH} = \frac{R_2}{R_1 + R_2} \cdot V_{CC} = \frac{5k}{10k + 5k} \times 10$$

$$\boxed{V_{TH} = 3.33V}$$

$$R_B = R_{TH} = \frac{R_1 R_2}{R_1 + R_2} = \frac{5 \times 10}{5 + 10}$$

$$\boxed{R_B = R_{TH} = 3.33k \Omega}$$

$$I_C = \frac{V_{CC} - V_{CE} - I_E R_E}{R_C}$$

$$I_C = \beta I_B$$


$$I_C = 100 \times 48.864$$

$$\boxed{I_C = 4.8864 \text{ mA}}$$

$$I_E = (1+\beta) I_B = 101 \times 48.864 \Rightarrow \boxed{I_E = 4.036 \text{ mA}}$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E \\ = 10 - 4.86 \times 10^{-3} \times 1 \times 10^3 - 4.03 \times 10^{-3} \times 500$$

$$\boxed{V_{CE} = 2.64V}$$



(3) Design V_{tg} divider bias using Supply of 24V, $\beta = 110$;

$$I_C = 4 \text{ mA}, V_{CEQ} = 8V, V_E = \frac{V_{CC}}{2}$$

① Find currents.

$$I_C = 4 \text{ mA}$$

$$I_B = \frac{I_C}{\beta} = \frac{4}{110} \Rightarrow \boxed{I_B = 36.364 \mu A}$$

$$I_E = (1+\beta) I_B = (111) 36.364 \mu A$$

$$\boxed{I_E = 4.036 \text{ mA}}$$

$$I_2 = 10 I_B = 10 \times 36.364 \mu A$$

$$\boxed{I_2 = 360.364 \mu A}$$

$$\boxed{I_1 = I_2 + I_B = 360.36 + 36.36 = 396.72 \mu A}$$

② Find Resistance

$$R_E = \frac{V_E}{I_E} = \frac{3}{4.036 \text{ mA}} \Rightarrow \boxed{R_E = 743.2 \Omega}$$

$$R_C = \frac{24 - 8 - 3}{4 \text{ mA}} \Rightarrow \boxed{R_C = 8.25 k\Omega}$$

$$R_1 = \frac{24 - 3.7}{396.72} \Rightarrow \boxed{R_1 = 50.755 \Omega}$$


$$R_2 = \frac{8.25}{360.364} \Rightarrow \boxed{R_2 = 0.02222 \Omega}$$

Voltage divider bias

(5-1)

Problems :

- ① For the circuit shown in figure, $\beta = 100$ for Silicon transistor. Calculate V_{CE} and I_C



$$V_{Th} = \frac{R_2}{R_1 + R_2} V_{CC} = \frac{5 \times 10^3}{10 \times 10^3 + 5 \times 10^3}$$

$$\boxed{V_{Th} = 3.33V}$$

$$R_{Th} = R_B = \frac{R_1 R_2}{R_1 + R_2} = \frac{10 \times 5}{10 + 5}$$

$$\boxed{R_{Th} = 3.33k\Omega}$$

$$I_B = \frac{V_{Th} - V_{BE}}{R_B + (1+\beta)R_E} = \frac{3.33 - 0.7}{3.3k + (101)500}$$

$$\boxed{I_B = 48.86\mu A}$$

$$I_C = \beta I_B \Rightarrow I_C = 100 \times 48.86\mu A \Rightarrow \boxed{I_C = 4.886mA}$$

$$I_E = I_B \Rightarrow \boxed{I_E = 4.886mA}$$

$$I_E = (\beta + 1) I_B = 101 \times \frac{4.886}{48.864}$$

$$\boxed{I_E = 4.934mA}$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$

$$V_{CE} = 10 - (4.886mA \times 1k) - [4.934mA \times 500]$$

$$\boxed{V_{CE} = 2.6465V}$$



Watermarkly

② Design a Voltage divider bias n/w using a supply of 24V, $\beta = 110$ and $I_{CQ} = 4\text{mA}$, $V_{CEQ} = 8\text{V}$.
 $V_E = V_{CC}/8$.

Soln:- Given $I_{CQ} = 4\text{mA}$, $V_{CEQ} = 8\text{V}$, $V_E = V_{CC}/8 = 3\text{V}$, $V_{CC} = 24\text{V}$, $\beta = 110$.

Step 1 :- Obtain I_B , I_E & V_E

$$I_B = \frac{I_{CQ}}{\beta} = \frac{4\text{mA}}{110} = 36.364\text{A}$$

$$\therefore I_C = \beta I_B = 36.364 \times 4 = 145.44\text{mA}$$

$$I_E = I_B + I_C = 36.364 + 4 = 40.364\text{mA}$$

$$V_E = \frac{V_{CC}}{8} = \frac{24}{8} = 3\text{V}$$

If V_E is not given, then
 $V_B = V_{BE} + V_E$
 $\Rightarrow V_E = V_B - V_{BE}$
 $V_B = V_{Th} = V_3 \text{ V}_{CC}$

Step 2 :- Obtain R_E & R_C

$$R_E = \frac{V_E}{I_E} = \frac{3}{40.364\text{mA}} \Rightarrow R_E = 743.24\Omega$$

$$V_{CC} - I_C R_C - V_{CE} - V_E = 0$$

$$R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C} = \frac{24 - 8 - 3}{4\text{mA}} \Rightarrow R_C = 3025\Omega$$

$$R_C = \underline{\underline{3025\Omega}}$$


Step 3 :- Obtain R_1 & R_2

$$V_B = V_E + V_{BE} = 3 + 0.7$$

$$V_B = \underline{\underline{3.7V}}$$

$$I_2 = 10I_B = 10 \times 36.364$$

$$\underline{I_2 = 363.64 A}$$




$$R_2 = \frac{V_B}{I_2} = \frac{3.7}{363.64}$$

$$\underline{R_2 = 10.176 \text{ k}\Omega}$$

$$R_1 = \frac{V_{CC} - V_B}{I_2 + I_B} = \frac{24 - 3.7}{(363.64 + 36.364)}$$

$$\underline{R_1 = 50.755 \text{ k}\Omega}$$



③ Design a $\frac{V_E}{I_E}$ divider biasing for the BJT specifications with $V_{CC} = 12V$, $I_E = 1mA$ & $\beta = 100$.

Soln:-

$$R_E = \frac{V_E}{I_E}$$

$$V_B = V_{BE} + V_E$$

$$V_B = V_{th} = \frac{1}{3} V_{CC}$$

$$R_E = \frac{3.3V}{1m}$$

$$V_E = V_B - V_{BE}$$

$$V_B = \frac{1}{3} \times 12$$

$$V_E = 4V - 0.7V$$

$$V_B = 4V$$

$$V_E = 3.3V$$

$$R_E = 3.3K\Omega$$

* Voltage divider current = $0.1 I_E$ $\Rightarrow 0.1 \times 1m = 0.1mA$

$$R_1 + R_2 = \frac{12}{0.1m} \Rightarrow R_1 + R_2 = 120K\Omega$$

$$V_{th} = \frac{R_2}{R_1 + R_2} V_{CC} \Rightarrow H = \frac{R_2}{R_1 + R_2} \times 12 \Rightarrow H = \frac{R_2}{120K} \times 12$$

$$R_2 = 40K$$

$$R_1 + R_2 = 120K \Rightarrow R_1 + 40K = 120K$$

$$R_1 = 80K$$

$$I_E = (\beta + 1) I_B \Rightarrow I_B = \frac{I_E}{\beta + 1} = \frac{1m}{101} \Rightarrow I_B = 9.9mA$$

$$I_C = \beta I_B \Rightarrow I_C = 100 \times 9.9mA \Rightarrow I_C = 0.99mA$$


$$I_C R_C = \frac{1}{3} V_{CC} \Rightarrow 0.99mA \times R_C = 4$$

$$\Rightarrow R_C = 4K\Omega$$



Watermarkly

Biasing using Collector to Base feedback



$R_c \rightarrow$ Collector Res. | O/P resistance

$R_B \rightarrow$ Feedback Res. | Biasing Res.

C_{BG} + Coupling Capacitor

$I_B \rightarrow$ Base current

$I_c \rightarrow$ Collector current

$I_B + I_c \rightarrow$ Current through R_c .


$V_{cc} \rightarrow$ Power Supply

$V_{CE} \rightarrow$ C to E V_{Tg}

$V_{BE} \rightarrow 0.7$ B to E V_{Tg}

$V_B \rightarrow$ base V_{Tg}

I_{IP} side



KVL,


$$V_{cc} = [I_B + I_c (R_c)] - I_B R_B - V_{BE} = 0$$

$$V_{cc} - I_B (1 + \beta R_c) - I_B R_B - V_{BE} = 0$$

$$\because I_c = \beta I_B$$

$$I_B = \frac{V_{cc} - V_{BE}}{R_B + (1 + \beta) R_c} \rightarrow ①$$

A_{IP} side



KVL, $I_B (1 + \beta R_c)$

$$V_{cc} - (I_B + I_c) R_c - V_{CE} = 0 \rightarrow ②$$

$$(i) \quad V_{CE} = V_{cc} - I_B (1 + \beta) R_c \rightarrow ③$$

$$\beta = \frac{I_c}{I_B} \Rightarrow I_B = \frac{I_c}{\beta}$$


$$② \Rightarrow V_{cc} - \left(\frac{I_c}{\beta} + I_c \right) R_c - V_{CE} = 0$$

$$I_c = \frac{V_{cc} - V_{CE}}{(1 + 1/\beta) R_c} \rightarrow ④$$

Watermarkly

Problem

① Calculate Q point I_C & V_{CE} .



$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1+\beta)R_C} = \frac{12 - 0.7}{100k + (101)10k}$$

$$\boxed{I_B = 10.184A}$$

$$I_C = \beta I_B \Rightarrow 100 \times 10.184A$$

$$\boxed{I_C = 1.018mA}$$

$$V_{CE} = V_{CC} - I_B (1+\beta) R_C$$

$$= 12 - 10.184 \times 10^{-6} (101) 10 \times 10^3$$

$$\boxed{V_{CE} = 1.7182V}$$

Q point is at (1.018mA, 1.7182V).

② Design a Collector to base bias circuit for the $V_{CC} = 15V$, $V_{CE} = 5V$, $I_C = 5mA$, $\beta = 100$.

To Find the currents

$$I_C = 5mA$$

$$I_B = \frac{I_C}{\beta} = \frac{5mA}{100} \Rightarrow \boxed{I_B = 50uA}$$

$$I_E = I_B + I_C = 50uA + 5mA.$$



To Find Resistance

$$R_C = \frac{V_{CC} - V_{CE}}{I_B + I_C} = \frac{15 - 5}{50uA + 5mA}$$

$$\boxed{R_C = 1.98k\Omega}$$

$$R_B = \frac{V_{CE} - V_{BE}}{I_B} = \frac{5 - 0.7}{50uA}$$


$$\boxed{R_B = 86k\Omega}$$

To Find the V_{BE}

$$V_{CC} = 15V \quad V_{BE} = 0.7V$$

$$V_{CE} = 5V$$


$$V_B =$$



(8)

Small Signal model (BJT)

- To operate transistor in active region, it should be biased in active mode; $J_{EB} \rightarrow I_B$ & $J_{CB} \rightarrow I_C$
- We will apply both ac & dc signal & small variation occurs in the model.
- Aim is to find AC current & AC voltage. AC \rightarrow Small letters
DC \rightarrow Capital letters.



3 types of Voltage

V_{be} \rightarrow ac signal

V_{BE} \rightarrow DC signal

V_{BE} \rightarrow total signal = ac + dc

$$\text{Total signal} = \text{ac} + \text{dc}$$

$$V_{BE} = V_{be} + V_{BE} \rightarrow ①$$

3 types of Current

I_C \rightarrow DC signal (current)

i_c \rightarrow ac current

i_d \rightarrow Total current

$$i_d = i_c + I_d \rightarrow ②$$

Total current

from Current eqn.; $I = I_s (e^{V/V_T}) \rightarrow$

$$I_C = I_s (e^{V_{BE}/V_T}) \rightarrow ③$$

$I_s \rightarrow$ Secondary current

$V_{BE} \rightarrow$ DC V_{tg}

$V_T \rightarrow$ Thermal V_{tg}

$I_C \rightarrow$ Collector current



Watermarkly

$$\text{Total current } i_d = I_s (e^{V_{BG}/V_T}) \rightarrow ④$$

$$i_d = I_s (e^{(V_{BE} + V_{CE})/V_T}).$$

Put eqn ① in ④

$$e^{a+b} = e^a + e^b$$

$$i_d = I_s \left(e^{V_{BE}/V_T} \cdot e^{V_{CE}/V_T} \right) \rightarrow ⑤$$

small ac current

$$e^{a/b} = 1 + \frac{a}{b}$$

$$i_d = I_c e^{V_{BE}/V_T}$$

$$i_d = I_c \left(1 + \frac{V_{BE}}{V_T} \right)$$

$$\text{total current } i_d = I_c \left(1 + \frac{V_{BE}}{V_T} \right)$$

using eqn ②

$$i_d = I_c + I_c \frac{V_{BE}}{V_T}$$

using eqn ②

$$\text{AC signal current: } i_c = I_c \frac{V_{BE}}{V_T} \rightarrow ⑦$$

Collector current

i_C^o

$$i_C^o = I_C \cdot \frac{V_{be}}{V_T}$$

$$\frac{i_C}{V_T} = \text{transconductance } g_m.$$

$\alpha_P/i_P \Rightarrow \text{trans}$

$I/V \Rightarrow \text{Conductance}$

(inverse of conductance
(is resistance))

Resistance in

Collector

$$r_C = \frac{1}{g_m}$$

also $i_C = g_m \cdot V_{be}$.

Base Current

i_b^o

Convert i_C to i_b

$$i_b^o = \frac{i_C}{\beta}$$

$$i_b^o = \frac{I_C}{\beta} \frac{V_{be}}{V_T}$$

$$i_b^o = g_m \cdot \frac{V_{be}}{\beta}$$

Resistance in
Base

$$r_b = r_\pi = \frac{\beta}{g_m}$$

$$i_b^o = \frac{1}{r_\pi} \cdot V_{be}$$

Emitter current

i_e^o

Convert i_C to i_e

$$i_e^o = i_C + i_b^o$$

$$i_e^o = i_C \left(1 + \frac{1}{\beta}\right)$$

$$i_e^o = \left(\frac{I_C}{\beta} \frac{V_{be}}{V_T}\right) \left(1 + \frac{1}{\beta}\right)$$

$$i_e^o = g_m \cdot V_{be} \left(1 + \frac{1}{\beta}\right)$$

Resistance in
Emitter

$$r_e = \frac{1}{g_m \left(1 + \frac{1}{\beta}\right)}$$

also:

$$i_e^o = \frac{1}{r_e} \cdot V_{be}$$

Base Current & i/p Resistance: (i_B , r_π)

(11)

$$i_B = \frac{i_C}{\beta} \rightarrow ①$$

$$i_C = I_C + \frac{I_C}{V_T} V_{be} \rightarrow ②$$

using ② in ①

$$① \Rightarrow i_B = \frac{I_C}{\beta} + \frac{I_C}{\beta} \cdot \frac{V_{be}}{V_T} \rightarrow ③$$

$$i_B = I_B + i_b \rightarrow ④$$

Compare ③ & ④

$$\therefore i_b = \frac{g_m}{\beta} V_{be}$$

$$r_\pi = \frac{V_{be}}{i_b} = \frac{\beta}{g_m} \quad \text{from above eqn}$$

Alternatively,

$$r_\pi = \frac{\beta}{I_C/V_T} \Rightarrow r_\pi = \frac{\beta V_T}{I_C} \frac{1}{i_B}$$

$$r_\pi = \frac{V_T}{I_B}$$

Emitter Current & i/p Resistance: (i_E , r_e)

$$i_E = \frac{i_C}{\alpha} = \frac{I_C + i_C}{\alpha}$$

$$= \frac{1}{\alpha} \left[I_C + \frac{I_C}{V_T} V_{be} \right]$$

$$i_E = I_C/\alpha + \frac{I_C}{\alpha V_T} V_{be} \rightarrow ①$$

$\alpha i_E = I_C$
 $\alpha = 1$
 α current gain factor
 α current amplification factor from CE

Watermark

$$\dot{i}_E = I_E + \dot{i}_e \rightarrow ②$$

Comparing eqn ① & ②

$$I_E = I_C / \alpha \rightarrow ③$$

$$\dot{i}_e = \frac{I_c}{\alpha V_T} V_{be} = \frac{g_m}{\alpha} \cdot V_{be}$$

$$r_e = \frac{V_{be}}{\dot{i}_e} = \frac{\alpha V_T}{I_c} = \frac{\alpha}{g_m}$$

$\alpha \approx 1$

$$r_e = \frac{1}{g_m}$$

Relation b/w r_π & r_e

$$r_\pi = \frac{V_{be}}{\dot{i}_b} \quad r_e = \frac{V_{be}}{\dot{i}_e}$$

$$V_{be} = r_\pi \cdot \dot{i}_b = \dot{i}_e \cdot r_e$$

$$r_\pi = \frac{\dot{i}_e}{\dot{i}_b} r_e \Rightarrow r_\pi = (1 + \beta) r_e$$

Voltage Gain: $\text{Gain} = \frac{V_{\text{out}}}{V_{\text{in}}} = \frac{V_C}{V_{\text{be}}}$

→ The total collector voltage $V_C = V_{\text{cc}} - I_C R_C$

$$\therefore V_C = V_{\text{cc}} - (I_C + i_c) R_C \\ = V_{\text{cc}} - I_C R_C - i_c R_C$$

$$V_C = V_C - i_c R_C \rightarrow \text{①} \quad V_C \rightarrow \text{the dc bias } V_{\text{dg}} \text{ at Collector}$$

$$V_C = V_C - V_C \rightarrow \text{②}$$

compare eqn ① & ②

$$V_C = -i_c R_C$$

$$V_C = -g_m V_{\text{be}} R_C$$

$$V_C = (-g_m R_C) V_{\text{be}}$$

$$\therefore \text{Vdg gain } A_V = \frac{V_{\text{dg}}}{V_{\text{be}}} = -g_m R_C$$

$$\therefore A_V = \frac{I_C R_C}{V_T}$$

Problem :- ① For CE amplifier circuit, $I_C = 1 \text{ mA}$, $V_{\text{cc}} = 15 \text{ V}$, $R_C = 10 \text{ k}\Omega$ & $\beta = 100$. Find the Vdg gain.

V_C / V_{be} : If $V_{\text{be}} = 0.005 \sin \omega t \text{ Volt}$, find $V_C(t)$ & $i_B(t)$

$$\text{Soln} : - A_V = \frac{I_C R_C}{V_T} = \frac{1 \times 10^{-3} \times 10 \times 10^3}{26 \text{ mV}} = -384.6$$

$$V_C(t) = A_V \times V_{\text{be}} = -384.6 \times 0.005 \sin \omega t \\ = -1.923 \sin \omega t$$

$$V_C = V_C - i_c R_C$$

$$i_B(t) = I_B + i_b$$


$$= \frac{I_C}{100} + \frac{I_C V_{\text{be}}}{100 V_T} = \frac{1 \times 10^{-3}}{100} + \frac{1 \times 10^{-3} \times 0.005 \sin \omega t}{100 \times 0.026}$$

$$i_B = 10 + 1.923 \sin \omega t \text{ mA}$$

Separating the Signal and the DC Quantities:

(13)

→ Let us consider CE Amplifier Ckt. → Amplifier too




why to separate signal?
→ to Analyze Amplifier
Ckt we need to
separate ac & dc
components.

- (i) dc component ^{const over time}
- (ii) ac component ^{varies w.r.t. time} (signal component)

$$\text{Ex: } V_{BE} = V_{BE} + v_{be} \quad (\text{dc}) \quad (\text{ac})$$


$$I_A = I_C + i_c \quad (\text{dc}) \quad (\text{ac})$$



CE circuit with ac source eliminated

→ DC components can be determined by making
→ AC signal as zero.

→ AC components can be determined by eliminating
DC components.
 V_{BE} & V_{CE} → are eliminated.
 I_C , V_{CE} → determines operating point.



CE circuit with dc source eliminated.

This is not a total amplifier
ckt; it is just a portion of
amplifier ckt.

→ by considering ac signal in amplifier
→ we will get to know all the
AC signal & component are
Present.

→ Replace DC vtes with short
Circuit (V_{BE} & V_{CE})


→ DC current source should be
replaced with open circuit.

→ Fig. 8 shows the expression for current I_B , I_C
Obtained for small signal v_{be} applied.



Watermarkly

The Hybrid- π Model :



depends on
dependent
current source

Hybrid π model for small
signal operation of BJT

→ Current Source i_c is controlled
by i/p V_{be} (V_{be})

→ That's why it is known as
"Voltage Controlled Current Source".

→ It is known as Transconductance
Amplifier.

From model,

$$i_c = g_m V_{be} \quad \& \quad i_b = I_{be}/r_\pi$$

$$\therefore i_e = i_b + i_c$$

$$= \frac{V_{be}}{r_\pi} + g_m V_{be}$$

$$= \frac{V_{be}}{r_\pi} (1 + g_m r_\pi)$$

$$\therefore r_\pi = \frac{\beta}{g_m}$$

$$\Rightarrow \beta = r_\pi g_m$$

$$\therefore i_e = \frac{V_{be}}{r_\pi} (1 + \beta) = \frac{V_{be}}{r_\pi(1 + \beta)}$$


$$i_e = \frac{V_{be}}{r_\pi}$$

→ Different equivalent
circuit model can be

Obtained by expressing
Current of Source $g_m V_{be}$ in terms of
 i_b

$$g_m V_{be} = g_m (i_b r_\pi) = (\overline{g_m r_\pi}) i_b$$


$$g_m V_{be} = \beta i_b$$



→ Current Source i_c is
controlled by i/p i_b

→ Hence it is "current controlled current
source".

The T equivalent circuit Model: [BJT]



$$g_m = I_c / V_T$$

$$r_e = \frac{V_T}{I_E} = \frac{\alpha}{g_m}$$

$$\boxed{\alpha = g_m r_e}$$

→ hybrid π model can be used to carry out small signal analysis of all transistor circuits.

→ An alternative model can also be used, which is ~~the~~ "the T model" as shown in figure.

(a) Voltage Controlled Current Source


$$\begin{aligned} i_b &= \frac{V_{be}}{r_e} - g_m V_{be} \\ &= \frac{V_{be}}{r_e} (1 - g_m r_e) \\ &= \frac{V_{be}}{r_e} (1 - \alpha) \quad ; \quad \alpha = \frac{\beta}{\beta + 1} \end{aligned}$$

$$\therefore i_b = \frac{V_{be}}{r_e} \left(1 - \frac{\beta}{\beta + 1} \right) = \frac{V_{be}}{r_e} \left(\frac{\beta + 1 - \beta}{\beta + 1} \right)$$

$$i_b = \frac{V_{be}}{(\beta + 1) r_e} \Rightarrow \boxed{i_b = \frac{V_{be}}{r_\pi}} \quad ; \quad (\beta + 1) r_e = r_\pi$$

→ for current controlled current source.


$$g_m V_{be} = g_m (i_e r_e) = (\underbrace{g_m r_e}_\alpha) i_e \Rightarrow \boxed{g_m V_{be} = \alpha i_e}$$



(b)

Current Controlled Current Source


Biasing in MOS Amplifier circuit:-



Introduction:

- MOSFET → used as an Amplifier
- Biasing is important for Amplifier
- Biasing is used to set the Q-Point.
- Q-Point decides how MOSFET will work as Amplifier.

① Biasing by Fixing V_{GS} :



→ Simple approach to bias a MOSFET.

→ V_{GS} is fixed so that we can get required amount of drain current.

→ V_{GS} is increased until required amount of I_D is obtained, once I_D is sufficient then V_{GS} is maintained constant (Fixed).

→ This can be achieved by using suitable $\frac{V_{GS}}{V_t}$ divider circuit

$$\rightarrow \text{Drain current } I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_t)^2$$

I_D → Drain Current

C_{ox} → Oxide Capacitance


V_{GS} → $\frac{V_{GS}}{V_t}$ b/w Gate & Source

V_t → threshold $\frac{V_{GS}}{V_t}$

W/L → Transistor aspect ratio (width & length)


$$P_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{GS} - V_t)^2$$

→ If we have two MOSFETs, V_t , W/L & C_{ox} will be different for two MOSFETs.



- for two different MOSFETs if we apply same V_{GS} we will get two different drain currents
- two MOSFETs will not have same electrical parameters
- Q-point is not stable. → This method will not be used.

(b) Biasing by Fixing V_g :



$$\begin{aligned} \text{i/p side :- } & KVL \\ & +V_g - V_{GS} - I_D R_s = 0 \end{aligned}$$

$$V_g = V_{GS} + I_D R_s \rightarrow ①$$

$\rightarrow V_g \rightarrow \text{constant. (Fixed)}$

If I_D increase due to temp change then V_{GS} should decrease.

→ If V_{GS} decreases, then i/p decreases, then drain current will also decrease.

→ R_s is the resistance that employs negative F.B. That's why it is known as Degenerative Resistance.

$V_G = V_{GS} + I_D R_S \rightarrow$ here I_D will be determined by values of V_G & R_S .


(i) $V_G \gg V_{GS} \rightarrow$ drop V_{GS} is negligible. $\rightarrow I_D$ is maintained

then,


$$I_D = \frac{V_G}{R_S}$$

(ii) V_G not greater than V_{GS} .

then, drop V_{GS} is not negligible.



$\frac{1}{Z}$ (also can apply V_{SS})




(b) using dual power supply

@ using single power supply

@ 8(b)

→ Above fig. 1 shows the practical implementation of biasing of MOSFET by fixing V_G using single power supply and dual power supply.



→ Fig. (c) shows how to connect signal source to the gate through a coupling capacitor.

→ Here C_1 blocks dc & allows the signal V_{sig} to gate (amplifier/o/p) without affecting biasing point.

→ C_2 blocks all dc & allows o/p signal to couple with other circuits.

→ C_1 should be large so that it acts as short circuit to all desired frequencies.

→ The value of R_D should be large enough to provide sufficient V_{DS} gain.

(c) Coupling of Signal Source to the amplifier.

Problems on Small signal model.

- ① Find the value of g_m , r_e & r_π at the bias pointe if $\beta = 100$ & $I_c = 1\text{mA}$.


Soln:

$$g_m = \frac{I_c}{V_T} = \frac{1\text{mA}}{26\text{mV}} = \underline{\underline{38.46\text{mA/V}}}$$

$$r_e = \frac{1}{g_m(1 + \frac{1}{\beta})} = \frac{\beta}{g_m} \cdot \frac{1}{1 + \beta} = \frac{100}{38.46\text{mA}} \times \frac{1}{1 + 100}$$


$$\underline{\underline{r_e = 25.74\Omega}}$$

$$r_\pi = \frac{\beta}{g_m} = \frac{100}{38.46\text{mA}} = \underline{\underline{2.6K\Omega}}$$



① Voltage divider bias MOSFET

or Biasing by Fixing V_G



Things to remember.

- ① $R_D \rightarrow$ O/p resistance/Drain res.
- $R_S \rightarrow$ Source biasing res.
- $R_1, R_2 \rightarrow$ V_{GS} divider bias res.
- $C_1, C_2 \rightarrow$ Coupling Capacitor
- $I_D \rightarrow$ Drain Current

$$I_D = K(V_{GS} - V_{th})^2$$

$$K \rightarrow \text{const } K = \frac{1}{2} \frac{K_n W}{L}$$

$$V_{GS} \rightarrow G to S V_{GS}$$

$$V_{th} \rightarrow \text{threshold } V_{th}$$

$> V_{th} \rightarrow$ mosfet will turn on
 $< V_{th} \rightarrow$ mosfet will be off.

Watermarkly

$I_G \rightarrow 0 \rightarrow$ Gate Current. (theoretical value) 16


$$I_D = I_G + I_S \Rightarrow I_D = I_S \rightarrow \text{Source Current.}$$

$I_1 \& I_2 \rightarrow$ Biasing current very very small (zero)



V_{DD} - Power Supply

$V_{DS} - D \text{ to } S \quad V_g \rightarrow 0 \mid P \quad V_g$

$V_{GS} - i/p \quad V_g$



Step ① i/p circuit.



Step ② Apply KVL to i/p

$$V_g - I_g R_g - V_g - V_{GS} - I_D R_S = 0$$

Ignore $\therefore I_g = 0$

$$V_g - V_{GS} - V_S = 0 \rightarrow ① \Rightarrow V_{GS} = V_g + V_S$$

Step ③ Apply KVL to o/p.

$$V_{DD} - I_D R_D - V_{DS} - I_D R_S = 0$$

$$V_{DD} - V_{DS} - I_D (R_D + R_S) = 0$$



Watermarkly


$$I_D = \frac{V_{DD} - V_{DS}}{R_D + R_S}$$

$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$

Problem :-

① Design the circuit shown in figure to establish, $I_D = 0.5\text{mA}$.

MOSFET Parameters are $V_t = 1\text{V}$, $k_n' W/L = 1\text{mA/V}^2$ & $\lambda = 0$




$$\frac{I_D}{I_S} = 2$$

Step ① :- find voltages.

$$V_{DS} = V_S - V_{DD} - V_G - V_{GS}$$

to find use 15V (given).

thumb rule



$$V_S = 5\text{V}$$

$$V_{DS} = V_D + V_S = 5\text{V} + 5\text{V}$$

$$V_{DS} = 10\text{V}$$

$$V_{GS} = V_G - V_{DS}$$

$$I_D = K \left(V_{GS} - V_t \right)^2$$

$$K = \frac{k_n' W/L}{2}$$

$$0.5\text{mA} = \frac{1}{2} \times 1\text{mA} \left(V_{GS} - 1 \right)^2$$

$$V_{GS} = 2\text{V}$$


$$V_G - V_{GS} - V_S = 0$$

$$V_G = V_{GS} + V_S = 2 + 5 \Rightarrow V_G = 7\text{V}$$

Step ② :- find resistance.

$$R_D := \frac{V_{DD} - V_{DS}}{I_D} = \frac{15 - 10}{0.5\text{mA}}$$


$$R_D = 10\text{k}\Omega$$



$$R_S = \frac{V_S - 0}{I_D} = \frac{5 - 0}{0.5\text{mA}}$$

$$R_S = 10\text{k}\Omega$$

R_{G1} & R_{G2} :-



$$R_{G1} = \frac{V_{DD} - V_G}{I_1}$$

$$I_1 = I_2 + I_S$$

$$I_1 = 10I_S$$

$$I_2 = 10 \times 0.1\text{mA}$$

$$I_2 = 1\text{mA}$$

$$R_{G1} = \frac{15 - 7}{10I_S}$$


$$R_{G1} = 8\text{M}\Omega$$

$$R_{G2} = \frac{V_G - 0}{I_2}$$

$$I_2 = 1\text{mA}$$

$$R_{G2} = 7\text{M}\Omega$$


- Q(i) Design the CKT as shown where $I_D = 0.5 \text{ mA}$, $V_t = 1 \text{ V}$,
 $k_n' w/L = 1 \text{ mA/V}^2$ and $x = 0$
- (ii) use standard resistor values & give the resulting values
 of I_D , V_D , E_g , V_s .



Step 0:- find voltages.

$$\begin{matrix} V_{DS}, V_S, V_{DD}, V_G, V_{GS} \\ \downarrow \\ 5V \end{matrix}$$

Thumbrule.



$$S_3 = 1.66 \Omega$$

$$V_S = 1.66 \text{ V}$$

$$V_{DS} = V_D + V_S = 3.32 \text{ V}$$




③ For designed circuit in example ① when MOSFET is replaced with another having $V_t = 1.5V$, what will be the new value of I_D .

$$I_D = \frac{1}{2} \times k_n' (W/L) (V_{GS} - V_{th})$$

$$I_D = 1/2 \times 1 \times 10^3 (2 - 1.5)^2$$

$$\underline{I_D = 0.125mA}$$

Biasing by Drain to gate Feedback Resistor:



i/p side :-

$$V_{DD} - I_D R_D - I_G / R_g - V_{GS} = 0 \quad \text{Ignore } I_G \text{ as } I_G = 0$$

$$\boxed{V_{GS} = V_{DD} - I_D R_D} \rightarrow ①$$

o/p side :-

$$V_{DD} - I_D R_D - V_{DS} = 0$$

$$I_D R_D = V_{DD} - V_{DS}$$


$$\boxed{I_D = \frac{V_{DD} - V_{DS}}{R_D}} \rightarrow ②$$

$$\boxed{V_{DS} = V_{DD} - I_D R_D}$$



① Design the circuit as shown where $I_D = 0.5 \text{ mA}$, $V_t = 1 \text{ V}$,

$$K' \frac{W}{L} = 1 \text{ mA}/\sqrt{2}$$



① Find stages:

$$V_{DD} = 5 \text{ V} \quad V_D \cdot V_{DS} \quad V_G \quad V_{BS}$$

$$V_D = V_G = V_{GS}$$

$$I_D = K(V_{GS} - V_t)^2$$

$$\because K = \frac{1}{2} K' \frac{W}{L} \Rightarrow I_D = \frac{1}{2} K' \frac{W}{L} (V_{GS} - V_t)^2$$

$$0.5 = \frac{1}{2} \times 1 \text{ mA} (V_{GS} - 1)^2$$


$$V_D = V_G = \boxed{V_{GS} = 2 \text{ V}}$$

② Find resistance

C ③ $R_D = \frac{V_{DD} - V_D}{I_D} = \frac{5 - 2}{0.5 \text{ mA}} \Rightarrow \boxed{R_D = 6 \text{ k}\Omega}$

④ $R_G = \frac{V_G}{I_G} = \frac{2}{0.1 \text{ mA}} = \boxed{R_G = 20 \text{ M}\Omega}$

MOSFET Small Signal operating Model aim is to find ac currents across



$$I_D = \frac{1}{2} K_n \frac{W}{L} (V_{GS} - V_t)^2 \rightarrow ③$$

Total current

$$i_d = \frac{1}{2} K_n \frac{W}{L} [(V_{GS} + V_{GS}) - V_t]^2 \rightarrow ④$$

apply $(a+b-c)^2$ formula for eqn ④
 $= a^2 + b^2 + c^2 + 2ab - 2bc - 2ca$

$$④ \Rightarrow \dot{I}_D = \frac{1}{2} K_n \frac{W}{L} \left[V_{GS}^2 + V_{GS}^2 + V_T^2 + 2V_{GS} \cdot V_{GS} - 2V_{GS} V_T - 2V_T V_{GS} \right]$$


Find AC current :- (find terms with V_{GS})
 Considering only ac components. V_T present

$$\dot{I}_d = \frac{1}{2} K_n \frac{W}{L} (2V_{GS} \cdot V_{GS} - 2V_{GS} V_T)$$

$$\dot{I}_d = \frac{1}{2} K_n \frac{W}{L} [2V_{GS} (V_{GS} - V_T)]$$

$$\dot{I}_d = K_n \frac{W}{L} (V_{GS} (V_{GS} - V_T)) \rightarrow ⑤$$

Transconductance g_m :-



→ Voltage Controlled Current Source.

$$\text{transistor} \rightarrow \frac{\dot{I}_C}{\dot{I}_B} = \beta \text{ (current gain)}$$

$$I_G = 0$$

$$i_P \rightarrow V_{GS}$$

$$O/P \rightarrow \dot{I}_d$$

$$\frac{O/P}{i_P} =$$

$$\frac{\dot{I}_d}{V_{GS}}$$

transce

conductance
(g_m)


$$\therefore g_m = \frac{\dot{I}_d}{V_{GS}} \quad g_m = \frac{\dot{I}_d}{V_{GS}}$$

$$\text{from eqn ⑤} \quad \frac{\dot{I}_d}{V_{GS}} = \boxed{K_n \frac{W}{L} (V_{GS} - V_T) = g_m}$$



Watermarkly


Voltage gain




$$\text{gain} = \frac{\text{O/P}}{\text{I/P}} \quad \text{Voltage gain} = \frac{\text{O/P} V_{ds}}{\text{I/P} V_{g_s}}$$

$$A_V = \frac{V_{ds}}{V_{g_s}} = \frac{i_d \cdot R_D}{V_{g_s}} \quad g_m$$


$$A_V = g_m \cdot R_D$$



Small Signal Model




Source Configuration (Source is common)



r_o internal resistance
 $r_o = \frac{V_o}{I_o}$

Small signal model with r_o

$$A_V = g_m \cdot (R_D || r_o)$$






Small signal model without r_o

$$i_d = g_m \cdot V_{g_s}$$



$$\therefore g_m = \frac{i_d}{V_{g_s}}$$

$$A_V = g_m \cdot R_D$$

T-equivalent Circuit Model (MOSFET) :-



$$r_s = \frac{V_{GS}}{g_m V_{GS}} = \frac{1}{g_m}$$



$$\begin{aligned} g_m V_{GS} &= g_m (i_d r_o) \\ &= g_m \cdot i_d \frac{1}{g_m} \\ g_m V_{GS} &= i_d \end{aligned}$$

Alternative representation
T-model with no:

Voltage Controlled
Current Source

A E C

21 E C 34


Module - 2



Watermarkly

Module - 2

MOSFET Amplifier Configuration




↓
Common
Source Common
Gate Common
drain


Preferably $G \rightarrow i/P$
 $D \rightarrow o/P$

Conf.	G	S	D
CS	i/P	GND	O/P
CG	GND	i/P	O/P
CD	i/P	O/P	GND



1) Common Source



2) Common Gate




3) Common drain.



Hybrid π \rightarrow no resistance at Source
T-model \rightarrow resistance at Source


I. Common Source configuration: [without RS resistor]



Remember:-

- ① Convert to Small Signal model
- ② Find R_{in} , R_o , A_v .
- ③ V_o & r_o

(2)



$$\textcircled{2} @ R_{in} = R_{sig} = \infty \quad \because i_g = 0$$

Any configuration with Gate as i/p


$$R_{in} = R_{sig} = \infty_{\text{gm}}$$

$$\textcircled{b} \quad R_o = R_D \parallel r_o \quad \text{Small signal eq model}$$

→ here r_o will be very higher value compared to R_D .
→ hence r_o will be eliminated

Ex:- $2K \parallel 2M$

$$\frac{2K \times 2M}{2K + 2M} \approx 2K$$



$$\textcircled{3} \quad A_v = \frac{V_o}{V_i} = -\frac{i_d (R_D \parallel r_o)}{V_{gbs}}$$



$$A_v = -g_{\text{gm}} (R_D \parallel r_o)$$

$$\textcircled{4} \quad \text{Overall gain (GV)}$$

$$GV = \frac{V_o}{V_{sig}} = \frac{V_o}{V_i} \quad \because V_{sig} = V_i$$

$$GV = -g_{\text{gm}} (R_D \parallel r_o)$$

I. b) Common Source Configuration : [with RS]



$$\textcircled{2} @ R_{in} = R_{sig} = \infty$$

$$\textcircled{3} \quad A_v = \frac{V_o}{V_i}$$

$$\textcircled{b} \quad R_o = R_o$$

Vi Calculation :-

$$V_{gbs} = \frac{1/g_m}{1/g_m + R_s} V_{in}$$

$$V_{gbs} = \frac{1/g_m}{1 + g_m R_s} V_{in} \Rightarrow V_{in} = V_{gbs} (1 + g_m R_s)$$

$$A_v = -\frac{i_d \cdot R_D}{V_{gbs} (1 + g_m R_s)}$$

$$A_v = -g_{\text{gm}} \cdot \frac{R_D}{(1 + g_m R_s)}$$

Vi Calculation :-


$$\frac{V_i}{V_{sig}} = \frac{V_{gbs}}{R_s} = \frac{1/g_m}{1 + g_m R_s}$$

Watermark

II

Common drain Amplifier : (Source follower)

(3)




$$\textcircled{2} \quad R_{in} = R_{sig} = \infty$$

to find R_o make $V_{in} = 0$


$$\textcircled{3} \quad A_v = \frac{V_o}{V_i} =$$

to find V_o :



$$\because R_L \text{ is very much large}$$

$$\therefore R_o \approx \frac{1}{g_m}$$



$$\therefore A_v = \frac{R_L}{\frac{1}{g_m} + R_L} \cdot \frac{V_o}{V_i}$$

$$A_v = \frac{R_L}{\frac{1}{g_m} + R_L}$$


④ overall gain (G_v)

$$G_v = \frac{V_o}{V_{sig}} = \frac{V_o}{V_i} \quad \because V_{sig} = V_i$$

$$\therefore G_v = \frac{R_L}{\frac{1}{g_m} + R_L}$$

MOSFET Internal Capacitance :-


(4)



$$\rightarrow C_g = C_{ox} \cdot W \cdot L$$

$C_{ox} = \frac{E_{ox}}{t_{ox}}$
Any Storage device
Can be directly proportional
to width & length.

(i) Cutoff Region :-



$$\therefore C_{gd} = 0 \quad \text{and} \quad C_{gs} = 0 \\ C_{gb} = C_{ox} \cdot W \cdot L$$

(iii) Active Region :-

(It will be opposite of
cutoff region)

(ii) Saturation :-

$C_{gb} = 0$ ∵ channel depth is ~~max~~ at source & zero at drain.

$$60\% C_{gs} = \frac{2}{3} C_{ox} \cdot W \cdot L$$

$C_{gd} = 0$ → Channel depth is ~~max~~ at source and zero at drain.

$$C_{gb} = 0$$

$$C_{gd} = \frac{1}{2} C_{ox} \cdot W \cdot L$$

$$C_{gs} = \frac{1}{2} C_{ox} \cdot W \cdot L$$



Watermarkly

Junction Capacitance :-

(6)

Two junctions

- (i) Jun b/w drain-Substrate (C_{db})
- (ii) Jun b/w Source-Substrate (C_{sb})

$$C_{db} = \frac{C_{dbo}}{\sqrt{1 + \frac{V_{DB}}{V_0}}}$$

$$+ \quad C_{sb} = \frac{C_{sbo}}{\sqrt{1 + \frac{V_{SB}}{V_0}}}$$


$C_{dbo} \rightarrow$ Capacitance at $V_{DB} = 0$

$C_{sbo} \rightarrow$ Capacitance at $V_{SB} = 0$.

$V_0 \rightarrow$ junction built in potential (0.6 to 0.8 V)

Low Freq Response of

MOSFET Amplifier:



$R_D \rightarrow$ Drain resistor (OpP)

$R_S \rightarrow$ Source Resistor

$R_1, R_2 \rightarrow$ Vtg divider bias Resistors

$C_{C1}, C_{C2} \rightarrow$ Coupling Capacitor


$C_S \rightarrow$ bypass capacitor.

→ we need to write AC equivalent circuit (small signal model)

→ to do this (i) DC signal should be grounded


(ii) short circuit capacitors.

→ Since we are discussing about small signal model we ~~will~~ require Coupling Capacitors hence we will ~~not~~ short circuit capacitors



Watermarkly

(6)




$$F = \frac{1}{2\pi R C} \Rightarrow \omega = 2\pi F = \frac{1}{RC} \quad \boxed{\omega = \frac{1}{RC}}$$

Case (ii) F_1, ω_1

$$F_1 = \frac{1}{2\pi R_{eq} C_{eq}}$$

i/p side




$$R_{eq} = R_{sig} + R_{th}$$

$$C_{eq} = C_{C1}$$

$$\therefore F_1 = \frac{1}{2\pi (R_{sig} + R_{th}) C_{C1}}$$

$$\omega_1 = \frac{1}{(R_{sig} + R_{th}) C_{C1}}$$

Case (ii) F_2, ω_2



$$F_2 = \frac{1}{2\pi R_{eq} C_{eq}}$$

$$R_{eq} = \frac{1}{Y_{gm}} \parallel R_s$$

$$\because R_s \gg \frac{1}{Y_{gm}}$$


$$C_{eq} = C_s$$

$$\therefore R_{eq} = \frac{1}{Y_{gm}}$$

$$F_2 = \frac{1}{2\pi (\frac{1}{Y_{gm}} \parallel R_s) C_s} \Rightarrow F_2 = \frac{1}{2\pi (Y_m) C_s}$$

$$\omega_2 = \frac{1}{R_{eq} C_{eq}} = \frac{1}{(\frac{1}{Y_{gm}} \parallel R_s) C_s} \Rightarrow \omega_2 = \frac{1}{Y_{gm} C_s}$$

Case (iii) F_3, ω_3



$$F_3 = \frac{1}{2\pi R_D C_{C2}}$$

$$\omega_3 = \frac{1}{R_D C_{C2}}$$

For low f_{req} $F_L = \max (F_1, F_2, F_3)$




Watermarkly

(7)

Problem :-

① Find lower Cutoff freq for MOSFET amplifiers $K=0.4 \text{ mA/V}^2$
 $\text{if } V_t = 1 \text{ V, } g_m = 2 \text{ m}$



Case (i) Input ckt to find F_1 ,

$$F_1 = \frac{1}{2\pi(R_{sig} + R_{th})C_{C1}}$$

$$F_1 = \frac{1}{2\pi(10k + 1M)0.01\mu F}$$

$$F_1 = 15.75 \text{ Hz}$$

Case (ii) Source ckt to find F_2

$$F_2 = \frac{1}{2\pi(Vg_m || R_s)C_s}$$

$$\text{find } g_m = \frac{I_d}{V_{GS}} \quad I_d = \frac{V_{DD}}{3} = \frac{20}{3}$$

$$g_m = 0.5 \text{ m}$$

$$I_d = 1.418 \times 10^{-3} \text{ A}$$

$$F_2 = \frac{1}{2\pi(\frac{1}{g_m} || 1k)2.4} \Rightarrow$$

$$\frac{1}{g_m} = \frac{1}{0.5m} = 2k \quad F_2 = \frac{1}{2\pi(2k || 1k)2.4} = F_2 = 119.3 \text{ Hz}$$

$$I_d = K(V_{GS} - V_T)^2$$

$$1.418m = 0.4m(V_{GS} - 1)^2$$


$$3.54 = (V_{GS} - 1)^2 \Rightarrow 1.88 = V_{GS}$$

$$V_{GS} = 2.88$$

Case (iii) Output Circuit to find F_3

$$F_3 = \frac{1}{2\pi(R_D + R_L)C_2} = \frac{1}{2\pi(4.7k + 2k)0.5\mu F}$$

$$F_3 = 46.13 \text{ Hz}$$



$$F_L = \max(F_1, F_2, F_3)$$

$$119.3 \text{ Hz}$$

$$\text{low freq } F_L =$$


This shows that if $\frac{1}{g_m}$ divider bias ckt is used then f_{req} will be more than 119.3 Hz . Only then it will act

Watermarkly

High freq response of MOSFET:

(8)

Miller Theorem:-



② O/P Ckt

$$I_2 = \frac{V_o - V_i^i}{Z_f} \Rightarrow I_2 = \frac{V_o + V_o/A}{Z_f}$$

$$V_i^i = \frac{-V_o}{A} \quad I_2 = \frac{V_o(1+1/A)}{Z_f}$$

$$Z_{mo} = \frac{V_o}{I_2} = \frac{V_o}{V_o(1+1/A)}$$

$$Z_{mo} = \frac{Z_f}{(1+1/A)}$$

$$X_{co} = \frac{X_{cf}}{(1+1/A)}$$

$$\frac{1}{w_{cmo}} = \frac{1}{w_{cf}(1+1/A)}$$

$$C_{mo} = \frac{1}{C_f(1+A)}$$

* [These derivations
not in VTU Syllabus]
only for understanding

→ If any capacitor is connected as feedback b/w i/P & o/p, the feedback capacitance can be isolated in two parts as i/P part & o/p part. [C_i & C_o]

$Z_f \rightarrow$ impedance.

O/P (V_o) i/P Ckt

O/P Ckt

$$I_1 = \frac{V_i^i - V_o}{Z_f}$$

$$\therefore V_o = -AV_i^i$$

$$I_1 = \frac{V_i^i + AV_i^i}{Z_f}$$

$$I_1 = \frac{V_i^i(1+A)}{Z_f}$$

$\therefore Z_{mi} \rightarrow$ miller's C/P.

$$\Rightarrow Z_{mi} = \frac{V_i^i}{I_1} = \frac{V_i^i}{\frac{V_i^i(1+A)}{Z_f}}$$

$$Z_{mi} = \frac{Z_f}{(1+A)}$$

$$Z = X_c$$

↓
Reactance

$$\therefore X_{ci} = \frac{X_{cf}}{(1+A)}$$

$$X_c = \frac{1}{w_c}$$

$$\frac{1}{w_{cmi}} = \frac{1}{w_{cf}(1+A)}$$


$$C_{mi} = \frac{1}{C_f(1+A)}$$



Watermarkly

(9)

High Freq Response :-





$R_D \rightarrow$
 $R_S \rightarrow$
 $R_1 \& R_2 \rightarrow$
 $R_L \rightarrow$
 $C_{ds} \& C_{gs} \rightarrow$
 $C_S \rightarrow$
 $V_{DD} \rightarrow$

High freq acc. is affected by
internal capacitance or
in built capacitance.

Small signal model \rightarrow (1) DC Source \rightarrow GND.


(2) Coupling & bypass capacitor
& Source resistance \rightarrow SHORT Ckt.



$$\omega_{Hi} = \frac{1}{(R_{si} \parallel R_{th}) C_{gs} + C_{mi}}$$

(i) Case Input ckt F_{Hi}

$$F_{Hi} = \frac{1}{2\pi R_{eq} C_{eq}}$$



$$C_{mi} = C_{gd} (1+A)$$

$$C_{eq} = C_{gs} + C_{mi}$$


$$R_{eq} = R_{si} \parallel R_{th}$$

$$\omega_{Hi} = \frac{1}{2\pi (R_{si} \parallel R_{th}) C_{eq} + C_{mi}}$$

Watermarkly

10

(ii) Case 0/P Ckt $F_{HO} = \frac{1}{2\pi R_{eq} C_{eq}}$ $C_{HO} = C_{gd}(1 + \frac{1}{A})$



$$C_{eq} = C_{HO}$$

$$R_{eq} = R_d \parallel R_L$$


$$F_{HO} = \frac{1}{2\pi (R_d \parallel R_L) C_{HO}}$$

$$\omega_{HO} = \frac{1}{(R_d \parallel R_L) C_{HO}}$$

High $F_{req} = F_H = \min(F_{H^i}, F_{H^o})$

① Find the high F_{req} of the MOSFET Amplifier where

$$C_{gd} = 0.1 \text{ pF}, C_{gs} = 1 \text{ pF} \quad \& \quad K = 0.5 \text{ mA/V}^2, V_t = 2 \text{ V}, g_m = 1.5 \text{ mA}$$



$$(i) F_{H^i} = \frac{1}{2\pi (R_s \parallel R_m) C_{gs} + C_{mi}} = \frac{1}{2\pi R_{eq} C_{eq}}$$

$$C_{mi} = C_{gd}(1 + A)$$

$$A = -g_m (R_d \parallel R_L)$$

$$C_{mi}^o = 0.1 \text{ pF} (1 + 5.16)$$

$$A = -1.5 \text{ mA} (4 \text{ k} \parallel 20 \text{ k})$$

$$C_{mi}^o = 0.61 \text{ pF}$$

$$A = -5.16$$

$$g_{mi} = \frac{i_d}{V_{GS}} = 0.25 \text{ mA}$$

$$C_{eq} = C_{gs} + C_{mi}^o = 1 \text{ pF} + 0.61 \text{ pF}$$

$$C_{eq} = 1.61 \text{ pF}$$

$$R_{eq} = R_s \parallel R_1 \parallel R_2$$

$$R_{eq} = 9.065 \text{ k} \parallel 9.2 \text{ k}$$

$$(2) F_{HO} = \frac{1}{2\pi (R_d \parallel R_L) C_{HO}} = \frac{1}{2\pi R_{eq} C_{eq}}$$

$$F_{HO} = \frac{1}{2\pi (3.8 \text{ k}) \times 0.11 \text{ pF}} =$$

$$F_{HO} = 438.44 \text{ MHz}$$

$$F_{H^o} = \frac{1}{2\pi \times 9.065 \text{ k} \times 1.61 \text{ pF}}$$

$$F_{H^o} = 10.9 \text{ MHz}$$

$$C_{HO} = C_{gd}(1 + \frac{1}{A})$$

$$= 0.1 \text{ pF} (1 + \frac{1}{5.16})$$

$$C_{HO} = 0.11 \text{ pF}$$

$$R_{eq} = R_d \parallel R_L$$

$$= 4 \text{ k} \parallel 20 \text{ k}$$


$$R_{eq} = 3.8 \text{ k}$$

$$F_H = \min(F_{H^i}, F_{H^o}) = 10.9 \text{ MHz}$$

Watermarkly

Introduction to oscillators:

- Also Known as Generators → Produce oscillations of particular freq.
- with out input, generates oscillating o/p. → Sustained oscillation
- Ex:- Clock signal, audio & radio freq.
Oscillator Consist of Amplifier & Feedback



$$V_F = \beta V_o$$

$$V_F = \beta (A V_{in})$$

$$\boxed{V_F = A\beta V_{in}}$$

$A\beta \rightarrow$ Loop gain
↳ Very imp for producing - oscillations

(i) $A\beta < 1$


Ex:- $A\beta = 0.99$ $V_{in} = 2V$

$$V_F = 0.99 \times 2V$$

$$\boxed{V_F = 1.98V}$$

Feedback Reduces

$\therefore V_o$ will also Reduces



(ii) $A\beta > 1$


Ex:- $A\beta = 1.1$ $V_{in} 2V$

$$V_F = 1.1 \times 2V$$

$$\boxed{V_F = 1.98V}$$


Feedback increases

$\therefore V_o$ will also increase



gradually increasing oscillations.

To get Sustained oscillations (iii) $A\beta = 1$



sustained oscillations

(iv) undamped oscillation

Watermarkly

Barkhausen Criterion

It explains two conditions to obtain Sustained oscillations

(i) $A\beta = 1 \rightarrow$ loop gain = 1

(ii) phase difference b/w i/p & o/p should be 0° or 360°

$$\boxed{A\beta = 0^\circ \text{ or } 360^\circ}$$

Working of Practical Oscillator

→ oscillator does not have i/p, it works without any input connected to it.

even for $V_{in} = 0$ the oscillator will produce o/p (oscillations)

→ oscillator should satisfy barkhausen criterion



$$(i) A\beta = 1 \quad \& \quad \boxed{A\beta = 0^\circ \text{ or } 360^\circ}$$

→ Thermal noise will act as i/p

→ Initially $A\beta > 1$ → this will help thermal noise to build over the time

→ Once the required amplitude is obtained then $A\beta = 1$

Mathematical derivation



$$V_o = A(\beta V_o + V_{in}) \quad V_F = \beta V_o$$

$$V_o = A\beta V_o + A V_{in}$$

$$V_o - A\beta V_o = A V_{in}$$


$$V_o(1 - A\beta) = A V_{in} \quad \because V_{in} \neq 0$$

$$1 - A\beta = 0$$

for oscillators

$$\boxed{A\beta = 1}$$


Barkhausen criterion



Discuss following w.r.t. oscillators

- ① Circuit
- ② Operation [Feedback n/w]
- ③ Formula for oscillator frequency
- ④ Gain ($A > \beta$)
- ⑤ phase shift. ($\text{Amp} = 180^\circ$ & Feedback = 180°)

I. RCP Phase shift oscillator - FET:



operation :-

Pass high freq.
& block low freq.

$$f = \frac{1}{2\pi RC}$$

$$3RCn/w \Rightarrow 60^\circ + 60^\circ + 60^\circ = 180^\circ$$

$$F = \frac{1}{2\pi\sqrt{2N} RC}$$

$N \rightarrow$ no. of RC n/w used
here $N = 3$

$$F = \frac{1}{2\pi\sqrt{6} RC}$$

→ All the resistors & capacitors in feedback are equal
R & C

Watermark

gain :-

$$\text{here } \beta = \frac{1}{29}$$

$$\therefore |A| > 29$$

$$g_m R_D > 29$$

→ for oscillations.

Phase shift :- Amplifier = 180° & FB = $180^\circ \Rightarrow 360^\circ$ \oplus

Problem :-

- ① In a RC phase shift oscillator, Feedback w/w uses $R = 4.7K$ & $C = 0.47\mu F$ & $g_m = 2m$, find freq of oscillation & gain of the circuit & R_D

$$F = \frac{1}{2\pi\sqrt{RC}} = \frac{1}{2\pi\sqrt{6} \times 4.7K \times 0.47\mu}$$

$$F = 29.41 \text{ Hz}$$

$$A_v = g_m R_D > 29 \Rightarrow$$


$$30 = g_m \cdot R_D \Rightarrow R_D = 15K\Omega$$

Assume

$$A_v = 30$$

- ② Find the values of R & C for feedback w/w of RC phase shift oscillator. Also Find R_D for freq of 1kHz & $g_m = 1.5m$

$$F = \frac{1}{2\pi\sqrt{6} RC} \Rightarrow I_K = \frac{1}{2\pi\sqrt{6} R \times 0.1\mu F}$$



Assume any one either R or C

$$\text{Assume } C = 0.1\mu F$$

$$R = 649.74 \Omega$$



Watermarkly

(15)

$$\textcircled{d) } |A| \geq 29$$

$$|\beta_m R_D| \geq 29$$

$$|A| = |\beta_m R_D|$$

$$30 = 1.5m \times R_D$$

$$R_D = 20 \text{ k}\Omega$$


Subscribe EC ACADEMY on youtube



Watermarkly

Hartley Oscillator - BJT :-

(16)




→ type of LC oscillator

L - Stores Energy in Magnetic field

C - Store Energy in Electro-Static field.

①



→ Capacitor is fully charged


→ then it starts discharging and Inductor is charged

→ Inductor Creates magnetic field.

→ Energy in the inductor increases & Capacitor energy decreases.

→ Inductor back EMF & starts discharging & Capacitor charges.



②



→ Inductor Energy decreases & Capacitor energy increases

→ Again Capacitor discharges & Inductor charges.

③



Capacitor fully discharge.

Watermarkly

Back EMF & Capacitor charging & discharging

$$\text{Frequency } F = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{L_{eq}C}} \quad (17)$$

$$F = \frac{1}{2\pi\sqrt{(L_1+L_2)C}}$$

$$L_{eq} = L_1 + L_2$$

$$(or)$$

$$L_{eq} = L_1 + L_2 + 2M$$

$M \rightarrow$ mutual
Inductance.

gain:-

$$A > \frac{L_1+M}{L_2+M} \quad \text{if } M=0$$

$$A > \frac{L_1}{L_2}$$

$$\text{Current gain } B > L_1/L_2$$

- ① In Hartley oscillator $L_1 = 750\mu H$, $L_2 = 750\mu H$, $M = 150\mu H$ & $C = 150\text{ pF}$, $B = 50$. Calculate the freq of oscillation and check if oscillation condition satisfies.

$$F = \frac{1}{2\pi\sqrt{L_{eq}C}}$$

$$L_{eq} = L_1 + L_2 + 2M$$

$$= 750\mu H + 750\mu H + 300\mu H$$

$$L_{eq} = 1800\mu H$$

$$\Rightarrow F = 306.25 \text{ kHz}$$

$$F = \frac{1}{2\pi\sqrt{1800\mu H \times 150\text{ pF}}}$$

$$A \quad B > \frac{L_1+M}{L_2+M} \Rightarrow 50 > \frac{750\mu H + 150\mu H}{750\mu H + 150\mu H}$$

$$50 > 1$$

It satisfies the oscillation condition.


Q2) In Hartley oscillator $L_1 = 10\text{mH}$, $L_2 = 10\text{mH}$.
 Find the value of C required for an oscillating freq of 150 KHz.

$$F = \frac{1}{2\pi\sqrt{L_{eq}C}} \Rightarrow F^2 = \frac{1}{4\pi^2 L_{eq}C}$$

$$C = \frac{1}{4\pi^2 F^2 L_{eq}} \Rightarrow C = \frac{1}{4\pi^2 (150\text{K})^2 (10\text{mH} + 10\text{mH})}$$

$$C = 56.28 \text{nF}$$

Colpitts oscillator



$$F = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{LC_{eq}}}$$

$$C_{eq} = \frac{C_1 C_2}{C_1 + C_2}$$

$$A > \frac{C_2}{C_1}$$

$$h_{fe} = \beta > \frac{C_2}{C_1}$$

Current gain

(19)

① In Colpitts oscillator, $C_1 = 1\text{nF}$, $C_2 = 99\text{nF}$, $L = 1.5\text{mH}$, & $\beta = 110$. Calculate the freq of oscillation & Check the condition for oscillation.

$$F = \frac{1}{2\pi\sqrt{L C_{eq}}}$$

$$C_{eq} = \frac{C_1 C_2}{C_1 + C_2} = \frac{(1\text{n}) (99\text{n})}{(1\text{n}) + (99\text{n})}$$

$$F = \frac{1}{2\pi\sqrt{(1.5\text{m})(0.99\text{nF})}}$$

$$C_{eq} = 0.99\text{nF}$$

$$\Rightarrow F = 130.6\text{ KHz}$$

$$\beta > \frac{C_2}{C_1} \Rightarrow 110 > \frac{99\text{nF}}{1\text{nF}}$$

$$[110 > 99]$$

Condition is satisfied.

② In Colpitts oscillator $C_1 = C_2 = C$ & $L = 100\mu\text{H}$, the freq of oscillator is 500 KHz . Determine the value of C

$$F = \frac{1}{2\pi\sqrt{L C_{eq}}}$$

$$F^2 = \frac{1}{4\pi^2 L C_{eq}}$$

$$C_{eq} = \frac{C_1 C_2}{C_1 + C_2} = \frac{C^2}{2C}$$

$$C_{eq} = \frac{C}{2}$$

$$C = 2C_{eq} \Rightarrow [C = 2.026\text{nF}]$$

$$C_{eq} = \frac{1}{4\pi^2 L F^2} = \frac{1}{4\pi^2 (100\mu\text{H}) (500\text{K})^2}$$


$$C_{eq} = 1.0132\text{nF}$$

$$n \rightarrow 10^{-9}$$



Watermarkly

Crystal Oscillator :-

- Naturally available crystal → naturally crystal is in hexagonal prism
 → but it is cut into rectangular shape for practical use

 It works on the principle of "Piezo electric effect".
 When a Crystal is mechanically vibrated
 → The Voltage get generated across opposite faces of the crystal.

- Every crystal has its own resonating freq
- Hence under the influence of the mechanical vibrations, the crystal generates an electrical signal of very const freq.
- Crystal is very much stable in holding the constant freq.

$$f \propto \frac{1}{\text{thickness}}$$

→ Commonly used Crystal is Quartz Crystal → mechanically strong, good piezo electric

AC equivalent Ckt :-

fr → Resonating freq → natural freq, where a medium less expensive, vibrates at high amplitude

C_m → mounting


Capacitance

It is the Capacitance in the Crystal b/w two parallel plates.

Q → Quality factor of Crystal

$$\text{here } Q = \frac{WL}{R}$$

$$f_r = \frac{1}{2\pi\sqrt{LC}} \sqrt{\frac{Q^2}{1+Q^2}}$$



R → is the resistance due to internal friction while Crystal is vibrating


L → Mass of Crystal which is indication of inertia

C → Stiffness is represented as Capacitor.

$$\therefore Q = 20,000 \text{ (typical value) then }$$

$$\therefore f_r = \frac{1}{2\pi\sqrt{LC}}$$

Watermark

SeriesResonating
Circuit.

Two types of Resonance

(i) Series Resonance



$$F_s = \frac{1}{2\pi\sqrt{LC}}$$

(ii) Parallel Resonance

$$F_p = \frac{1}{2\pi\sqrt{L C_{eq}}}$$

$$C_{eq} = \frac{C_{out}C}{C_{out} + C}$$

Feedback n/w

Parallel Resonating ckt

① A crystal has $L = 0.4 \text{ H}$, $C = 0.085 \text{ PF}$ & $C_{\text{m}} = 1 \text{ PF}$ with $R = 5 \text{ k}\Omega$. Find (i) Series Resonant freq (ii) parallel resonant freq (iii) By what percentage does the parallel resonant freq exceed the series resonant freq? (iv) Find Q-factor of crystal.

$$\text{Soln: } (i) f_s = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{0.4 \times 0.085 \times 10^{-12}}} = 863.138 \text{ kHz}$$

$$(ii) C_{\text{eq}} = \frac{C_{\text{cm}}}{C+C_{\text{cm}}} = \frac{0.085 \times 1}{0.085 + 1} = 0.0783 \text{ PF}$$

$$\therefore f_p = \frac{1}{2\pi\sqrt{L C_{\text{eq}}}} = \frac{1}{2\pi\sqrt{0.4 \times 0.0783 \times 10^{-12}}} = 899.074 \text{ kHz}$$

$$(iii) \% \text{ increase} = \frac{899.074 - 863.138}{863.138} \times 100 = 4.168\%$$

$$(iv) Q = \frac{\omega_s L}{R} = \frac{2\pi f_s L}{R} = \frac{2\pi \times 863.138 \times 10^3 \times 0.4}{5 \times 10^3} = 933.86$$

② A crystal has mounting Capacitance of 10 PF . The inductance equivalent of mass is 1 mH , the frictional resistance is $1 \text{ k}\Omega$. Compliance is 1 PF . Find series & parallel resonant freq

$$(i) f_s = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{1 \times 10^{-3} \times 1 \times 10^{-12}}} = 5.033 \text{ MHz}$$

$$(ii) C_{\text{eq}} = \frac{C_{\text{cm}}}{C+C_{\text{cm}}} = \frac{1 \times 10^{-12} \times 10 \times 10^{-12}}{1 \times 10^{-12} + 10 \times 10^{-12}} = 9.0909 \times 10^{-13} \text{ F}$$

$$f_p = \frac{1}{2\pi\sqrt{L C_{eq}}} = \frac{1}{2\pi\sqrt{1 \times 10^{-3} \times 9.0909 \times 10^{-13}}} \quad \text{Ans - 1}$$

$$f_p = \underline{\underline{5.2785 \text{ MHz}}}$$

Subscribe EC ACADEMY on YouTube

AEC
—
21 ECE 34


Module -3

Subscribe EC ACADEMY on youtube

Feedback Network

- Connecting Amplifier & Feedback ~~in~~ together and giving i/P to obtain o/P.
- difference b/w Feedback n/w & oscillator is that in oscillator no i/P is given, but in feed n/w we give i/P. \rightarrow i/P signal & part of o/P signal are in phase.
- Two types
 - Positive Feedback n/w
 - Negative Feedback n/w \rightarrow o/P signal & part of o/P signal are out of phase.

Positive FB n/w:-



$$V_o \rightarrow o/P \text{ } v_{tg} = A V_i$$

$A \rightarrow$ gain of Amplifier (without FB)
 $\beta \rightarrow$ gain of F.B. n/w

$$V_f \rightarrow o/P \text{ } v_{tg} \text{ of F.B. n/w}$$

$$A_f \rightarrow \text{gain with feedback } V_f = \beta V_o$$

$$A_f = \frac{V_o}{V_s} = \frac{AV_i}{V_i - V_f} = \frac{AV_i}{V_i - \beta V_o}$$

$V_i \rightarrow$ error signal (i/P v_{tg})

$$V_i = V_s + V_f$$


$$V_i - \beta V_o$$

$$\Rightarrow A_f = \frac{V_i(A)}{V_i(1 - A\beta)}$$

$$A_f = \frac{A}{1 - A\beta}$$

Negative feedback

→ most commonly used.



Watermarkly

here, $V_o = V_s - V_f$



$$A_f = \frac{V_o}{V_s} = \frac{A V_i}{V_i + V_f} = \frac{A V_i}{V_i + \beta V_o} = \frac{A V_i}{V_i + \beta A V_i}$$

$$A_f = \frac{V_i (A)}{V_i (1 + A\beta)} \Rightarrow A_f = \frac{A}{1 + A\beta}$$

Problems:-

① ^{for} A non inverting opamp shown in figure.

- Find β equation using R-n/w
- Find β ; where $A = 10^4$ & $A_f = 10$
- What is β in dB?
- If $V_s = 1V$ find V_o , V_f & V_i
- A reduced by 20%, what is change in A_f .



\therefore divider rule

$$V_f = \frac{R_1}{R_1 + R_2} V_o$$

$$\beta = \frac{V_f}{V_o} = \frac{\frac{R_1}{R_1 + R_2} V_o}{V_o} = \frac{R_1}{R_1 + R_2}$$

$$\boxed{\beta = \frac{R_1}{R_1 + R_2}}$$

(3)

$$\textcircled{b} \quad A_f = \frac{A}{1 + AB}$$

$$10 = \frac{10^4}{1 + 10^4 \beta} \Rightarrow \boxed{\beta = 0.0999 \approx 0.1}$$

$$\textcircled{c} \quad \beta \text{ in dB} = 20 \log \beta = 20 \log 0.0999$$

$$\boxed{\beta_{\text{dB}} = -20}$$

$$\textcircled{d} \quad V_s = 1 \quad V_o = A \underbrace{V_i}_{\text{not given}} \quad \textcircled{or} \quad V_o = A_f V_s$$

$$V_o = 10 \times 1$$

$$V_f = \beta V_o = 0.0999 \times 10 \quad \boxed{V_o = 10V}$$

$$\boxed{V_f = 0.999V}$$

$$V_i = V_s - V_f = 1 - 0.999V$$

$$\boxed{V_i = 0.1mV}$$

$$\textcircled{e} \quad A = 10^4$$

$$A' = A - 20\% \text{ of } A$$

$$A' = 10^4 - 2000$$

$$A' = 80,000$$

$$A_f = \frac{A'}{1 + A' \beta} = \frac{80,000}{1 + 80,000 \times 0.0999}$$

$$A'_f = 9.997$$

$$A_f = 10$$

$$\% \text{ change in } A_f = \frac{A_f - A'_f}{A_f} \times 100\%$$

$$= \frac{10 - 9.997}{9.997} \times 100\%$$

$$\boxed{\% \text{ change in } A_f = 0.02\%}$$

Watermarkly

(4)

What is Feedback amplifiers?


→ Taking the portion of o/p signal and feeding it back to i/p of an Amplifier.

Why Feedback amplifier?

- To increase the Band width.
- Reduce the noise effect
- Linearity of gain.

disadvantage:

- Reduces the gains.
- Complex
- Costly.



Gain de-sensitivity

$$= \frac{dA_f}{A_f} \rightarrow \text{Ratio of differential gain to total gain.}$$

$$\because A_f = \frac{A}{1+A_B} \text{ for negative feedback.}$$

differentiate w.r.t gain 'A'.

$$\frac{dA_f}{dA} = \frac{1}{(1+A_B)^2} = \boxed{\frac{dA_f}{dA} = \frac{dA}{(1+A_B)^2}}$$

$$\therefore \frac{dA_f}{A_f} = \frac{dA}{(1+A_B)^2}$$

$$= \frac{dA}{(1+A_B)^2} \times \frac{(1+A_B)}{A}$$

$$\boxed{\frac{dA_f}{A_f} = \frac{1}{1+A_B} \times \frac{dA}{A}}$$

$$\frac{1}{1+A_B} \rightarrow \text{de-sensitivity amount.}$$

Reciprocal of Sensitivity is Watermarky

De-sensitivity D = 1/A_B

Basic types of feedback amplifier (negative feedback)

i/P \rightarrow V or I

O/P \rightarrow V or I.



i/P	O/P	gain(A)
Voltage Series	Voltage Shunt	$V+g$ gain $A_V = V_o/V_i$
Current Shunt	Voltage Shunt	$\frac{V}{I} \rightarrow$ Resistance $R_m = V_o/I_i$
Voltage Series	Current Series	$\frac{I}{V} \rightarrow$ Conductance $g_m = I_o/V_i$
Current Shunt	Current Series	Current gain $A_I = I_o/I_i$

i/P	O/P	Connection
V+g	Current \rightarrow Series	
Series - Current	$V+g \rightarrow$ Shunt	Series - Shunt Amplifier \Rightarrow Voltage - Series O/P type i/P connection Feedback amplifier
Shunt - Shunt		Shunt - Shunt Amplifier \Rightarrow Voltage - Shunt Feedback Amplifier
Series - Series		Series - Series Amplifier \Rightarrow Current - Series Feedback Amplifier
Shunt - Series		Shunt - Series Amplifier \Rightarrow Current - Shunt Feedback amplifier

Method for feedback Amplifier Analysis:


- Recognizing the Feedback Amplifier Ckt.
- Calculate the gain 'A' \rightarrow Amplifier gain.
- Calculate the feedback gain 'B'
- Calculate gain with Feedback $A_f = \frac{A}{1+AB}$
- Calculate i/P & o/P resistance.

Block diagram of Feedback Amplifier. (Topologies)




Watermarkly

③ Series-Series (Current Series)




④ Shunt-Shunt (V_o shunt)



To find i/p resistance & o/p resistance.

i/p Resistance

Series



$$R_i = \frac{V_i^o}{I_i}$$

$$R_{if} = \frac{V_s}{I_i}$$

Apply KVL

$$V_s - V_i^o - V_f = 0$$


$$V_s = V_i^o + V_f$$

$$V_s = I_i R_i + \beta V_o$$

$$V_s = I_i R_i + \beta A V_i^o \rightarrow I_i R_i$$

$$\therefore R_{if} = \frac{V_s}{I_i} = R_i(1 + \beta A)$$

Shunt



$$R_i = \frac{V_i^o}{I_i}$$

$$R_{if} = \frac{V_i^o}{I_s}$$

Apply KCL

$$I_s - I_i - I_f = 0$$

$$I_s = I_i + I_f$$

$$I_s = \frac{V_i^o}{R_i} + \beta V_o$$

$$I_s = \frac{V_i^o}{R_i} + \beta A I_i \rightarrow \frac{V_i^o}{R_i}$$

$$I_s = \frac{V_i^o}{R_i} + \beta A \frac{V_i^o}{R_i}$$


$$R_{if} = \frac{V_i^o}{I_s} = R_i / (1 + \beta A)$$



Watermarkly

O/P Resistance

Series



$V_s = 0 \rightarrow$ to find O/P Resistance

$$V_i = V_s - V_f$$

$$V_i^o = -V_f$$

$$V_i^o = -\beta I_o$$

$$R_{of} = \frac{V_o}{I_o}$$

Apply KCL

$$V_i^o A + \frac{V_o}{R_L} - I_o = 0$$

$$V_o = (V_i^o A + I_o) R_o$$

$$V_o = (\beta I_o A + I_o) R_o$$

$$R_{of} = \frac{V_o}{I_o} = \frac{(\beta A + 1) I_o R_o}{I_o}$$

$$R_{of} = R_o (1 + \beta A)$$

Feedback	O/P Resistance	O/P Resistance
----------	----------------	----------------

Series.

$$R_o (1 + \beta A)$$


$$R_o (1 + \beta A)$$

Parallel.
(Shunt)

$$R_o / (1 + \beta A)$$

$$R_o / (1 + \beta A)$$

Shunt



Apply KVL

$$V_s = 0$$

$$V_i^o = V_s - V_f$$

$$V_i^o = -V_f$$

$$V_i^o = -\beta V_o$$

$$I_o = \frac{V_o - V_i^o A}{R_o}$$

$$I_o = \frac{V_o + V_f A}{R_o}$$

$$I_o = \frac{V_o + \beta V_o A}{R_o}$$

$$R_{of} = \frac{V_o}{I_o} = \frac{V_o}{V_o (1 + \beta A)}$$

$$R_{of} = \frac{R_o}{(1 + \beta A)}$$

Problems :-

① For inverting amplifier, if $V_s = 1V$, $V_i = 5mV$ & $V_o = 5V$, find β & open loop gain

Important formulae

$$V_o = A V_i$$

$$V_f = \beta V_o$$

$$V_i = V_s - V_f$$

$$A_f = \frac{A}{1 + A\beta}$$

$$\beta = \frac{V_f}{V_o}$$

$$\beta = 0.995/5$$

$$\boxed{\beta = 0.199}$$

$A_f \rightarrow$ Closed loop gain

$A \rightarrow$ Open loop gain.

$$V_f = V_s - V_i$$

$$V_f = 1 - 5mV$$

$$V_f = 0.995$$

$$A = \frac{V_o}{V_i} = \frac{5V}{5mV} \Rightarrow \boxed{A = 1000}$$

② If $1/\beta$ is five times A_f & $A = 1000$ find loop gain & values of β & A_f .

$$SA_f = \frac{1}{\beta} \Rightarrow A = 1000$$

$$A_f = \frac{A}{1 + A\beta} \Rightarrow \beta = \frac{1}{SA_f} \Rightarrow A_f = \frac{1}{S\beta}$$

$$\frac{1}{S\beta} = \frac{A}{1 + A\beta} \Rightarrow \frac{1}{S\beta} = \frac{1000}{1 + 1000\beta} \Rightarrow$$

$$1 + 1000\beta = 1000 \times S\beta$$

$$1 = 5000\beta - 1000\beta$$

$$1 = 4000\beta$$

$$\beta = \frac{1}{4000} = 0.25 \times 10^{-3}$$

$$\boxed{\beta = 0.00025} \Rightarrow \boxed{\beta = 0.25 \times 10^{-3}}$$

$$A_f = \frac{1}{S\beta} = \frac{1}{5 \times 0.00025} \Rightarrow \boxed{A_f = 800}$$


Watermarkly

⑨

Output Stage & Power Amplifier:

Power Amplifier \rightarrow Amplifier amplifies Power of the signal
 $P = V \cdot I$ \rightarrow Amplified.

D.C. Load line:-



o/p side

$$V_{CC} - I_C R_C - V_{CE} = 0$$



$$V_{CE} = V_{CC} - I_C R_C$$

Case(i) $I_C = 0$

$$V_{CE} = V_{CC}$$

Case(ii) $V_{CE} = 0$

$$I_C = \frac{V_{CC}}{R_C}$$




Watermarkly

Classification of Power Amplifiers:-

1. Class A Power amplifier \rightarrow Q-point is at Center of dc loadline
2. Class B Power amplifier \rightarrow Q-point at Cutoff region
3. Class AB Power amplifier \rightarrow Q-point b/w center & cutoff region
4. Class C Power amplifier \rightarrow Q-point below Cutoff region.
5. Class D Power amplifier.


1. Class A Power Amplifier:-

- \rightarrow Q-point is located at the Centre of the loadline
- \rightarrow Output Signal Varies over full cycle of the i/p signal
- \rightarrow So collector current flows for 360° (full cycle) of the i/p signal.




2. Class B Power Amplifier:-

- Q-point is located at cut off region of loadline
- O/P signal varies over one half cycle of i/P signal
- so collector current flows for 180° (half cycle) of i/P signal.



3. Class AB power Amplifier:-

- Q-point is selected such that o/p o/p is more than 180° & less than 360° of i/P signal




Watermarkly

H. Class C power amplifier:-

→ Transistor is biased below cutoff region.

→ The Q-point of the transistor remains in active region for less than half cycle, so only that part is represented at O/P.

→ so collector current flows for less than 180° .




Class.	A	B	C	A-B
Operating cycle	360°	180°	less than 180°	more than 180° less than 360°
Q-point	Centre of load line	On Cutoff region	below Cutoff region	Above Cutoff region & below Centre of load line
I/P-O/P waveform				
Efficiency	Poor 25% to 50%	Better 78.5%	High	More than A & less than B amplifier
Distortion	Absent no distortion	Present	Highest	Present

Calculations :-

1. DC Analysis \rightarrow i/p
 2. AC Analysis \rightarrow o/p.
 3. Max Efficiency ($O/P/i/p$)
- \rightarrow Using RMS Signal
 - \rightarrow Using Peak Signal
 - * \rightarrow Using Peak-to-Peak Signal *
 - \rightarrow Using Max & Minimum.

① Series-fed directly coupled Class A amplifier :-



DC Analysis

Apply KVL to o/p side

$$V_{CC} - I_C R_E - V_{CE} = 0$$

$$V_{CC} = I_C R_E + V_{CE}$$

$$\therefore I_C = \frac{V_{CC} - V_{CE}}{R_E}$$


The dc power i/p is

$$P_i(\text{dc}) = V_{CC} I_{CQ}$$

Coupled Class A^ Power amplifier :-

- \rightarrow A simple fixed bias circuit is shown in figure.
- \rightarrow It is used to discuss main features of Class A Series fed amplifier.
- \rightarrow RL is load connected in series with collector, so the name Series-fed amplifier

AC analysis :-



RMS signals

$$P_o(\text{ac}) = V_{CE(\text{rms})} I_{C(\text{rms})}$$

$$P_o(\text{ac}) = I_{C(\text{rms})}^2 R_E$$

$$P_o(\text{ac}) = \frac{V_{CE}^2(\text{rms})}{R_E}$$



Watermarkly

using Peak signals

$$V_{rms} = \frac{V_m}{\sqrt{2}} \quad I_{rms} = \frac{I_m}{\sqrt{2}}$$

$$P_o(ac) = V_{CE(rms)} \cdot I_{C(rms)}$$

$$P_o(ac) = \frac{V_{CE(P)}}{\sqrt{2}} \cdot \frac{I_C(P)}{\sqrt{2}}$$

$$P_o(ac) = \frac{V_{CE(P)} \cdot I_C(P)}{2}$$

$$P_o(ac) = \frac{I_C^2(P) R_C}{2} \rightarrow \cancel{R_C \text{ is constant}}$$

$$P_o(ac) = \frac{V_{CE}^2(P)}{2 R_C}$$

using Peak to peak signals

$$\begin{aligned} P_o(ac) &= V_{CE(rms)} \cdot I_{C(rms)} \\ &= \frac{V_{CE(P)}}{\sqrt{2}} \cdot \frac{I_C(P)}{\sqrt{2}} \\ &= \frac{V_{CE(P)} \cdot I_C(P)}{2} \\ &= \frac{V_{CE(P-P)}^2}{2} \cdot \frac{I_C(P-P)}{2} \end{aligned}$$

$$P_o(ac) = \frac{V_{CE(P-P)}^2 \cdot I_C(P-P)}{2}$$

$$P_o(ac) = \frac{I_C^2(P) R_C}{8}$$


$$P_o(ac) = \frac{V_{CE}^2(P-P)}{8 R_C}$$

$$V_{(P-P)} = V(P) + V(P)$$

$$V(P-P) = 2V(P)$$

$$V(P) = \frac{(V_{P-P})}{2}$$

using maximum & minimum values



$$V_{CE(P-P)} = V_{max} - V_{min}$$

$$I_C(P-P) = I_{max} - I_{min}$$

$$P_o(ac) = \frac{V_{CE(P-P)} \cdot I_C(P-P)}{8}$$

$$P_o(ac) = [V_{max} - V_{min}] [I_{max} - I_{min}]$$

Maximum efficiency :-

For maximum efficiency $\frac{2V_{CQ}}{V_{CC}}$

$$V_{max} = V_{CC} \text{ & } V_{min} = 0$$

$$P_{max} = 2I_{CQ} \text{ & } I_{min} = 0$$

The dc power o/p is


$$P_o(dc) = V_{CC} I_{CQ}$$

& ac power o/p is

$$P_o(ac) = \frac{[V_{max} - V_{min}][I_{max} - I_{min}]}{8}$$


$$\begin{aligned} \therefore \underline{\max \% \eta} &= \frac{\max P_o(ac)}{\max P_o(dc)} \times 100 \% \\ &= \frac{(V_{max} - V_{min})(I_{max} - I_{min})}{8 V_{CC} \cdot I_{CQ}} \times 100 \% \\ &= \frac{V_{CC} \cdot 2I_{CQ}}{8 V_{CC} \cdot I_{CQ}} \times 100 \% \end{aligned}$$

$$\boxed{\underline{\max \% \eta} = 25 \%}$$



Transformer Action :-

- Transformer Converts AC to AC
- $V_2 > V_1 \Rightarrow$ Step up transformer
- $V_1 > V_2 \Rightarrow$ Step down transformer.



(16)

$$\text{Voltage transformation : } \frac{V_2}{V_1} = \frac{N_2}{N_1}$$

$$\text{Current transformation : } \frac{I_2}{I_1} = \frac{N_1}{N_2}$$

Impedance transformation:

$$\frac{R_L}{R_L'} = \frac{R_2}{R_1} = \frac{V_2/I_2}{V_1/I_1} = \frac{V_2 I_1}{V_1 I_2} = \frac{N_2}{N_1} \cdot \frac{N_2}{N_1} = \left(\frac{N_2}{N_1}\right)^2$$

$$\therefore \frac{R_1}{R_2} = \left(\frac{N_1}{N_2}\right)^2 \Rightarrow \frac{R_L'}{R_L} = \left(\frac{N_1}{N_2}\right)^2$$

$$R_L' = \left(\frac{N_1}{N_2}\right)^2 R_L$$

DC operation:-


Apply KVL at Collector side.

$$V_{CC} - V_{CE} = 0$$

$$\therefore V_{CE} = V_{CG}$$

$$V_{CEQ} = V_{CG}$$


- This is dc bias V_{CEQ} for transistor.



i/P dc power


$$P_{i/d}(d) = V_{CC} \cdot I_{CG}$$

AC Analysis :-



Problem:-

① Calculate the i/P power, o/P power, and efficiency of the amplifier circuit shown in figure for an i/P V_{in} that results in a base current of 10mA peak. $I_{CQ} = 0.483\text{A}$.




$$I_c = \beta I_B$$

$$I_c = 25 \times 10\text{mA}$$

$$\boxed{I_c = 250\text{mA}}$$

$$\begin{aligned} P_{i^o(\text{dc})} &= V_{cc} \times I_{CQ} \\ &= 20 \times 0.483 \\ \boxed{P_{i^o(\text{dc})} = 9.6\text{W}} \end{aligned}$$



$$P_o(\text{ac}) = \frac{I_c^2(\text{A}) \cdot R_C}{2} = \frac{(250\text{mA})^2}{2} \times 20$$


$$\boxed{P_o(\text{ac}) = 0.625\text{W}}$$

$$\% \eta = \frac{P_o(\text{ac})}{P_{i^o(\text{dc})}} \times 100\%$$

$$\% \eta = \frac{0.625}{9.6} \times 100\%$$

$$\boxed{\% \eta = 6.5\%}$$

Transformer Coupled Class A Amplifier:



→ Instead of R_C a transformer is used to design a class A amplifier.

$N_1 \rightarrow$ no. of turns in primary coil

$N_2 \rightarrow$ no. of turns in secondary coil

$V_1 \rightarrow$ Voltage applied to primary

$V_2 \rightarrow$ Secondary voltage

$I_1 \rightarrow$ Primary current

$I_2 \rightarrow$ Secondary current.



Watermarkly

Expression for AC O/P Power :-

Let

$V_{im} \rightarrow$ Peak Value of primary voltage

$I_{im} \rightarrow$ Peak Value of Primary Current.

$$\therefore P_o(\text{ac}) = \frac{V_{im} \cdot I_{im}}{2} \quad \rightarrow ①$$

$$V_{im} = \frac{V_{(P-P)}}{2} \quad \& \quad I_{im} = \frac{I_{(P-P)}}{2}$$

$$V_{im} = \frac{V_{\max} - V_{\min}}{2} \quad \& \quad I_{im} = \frac{I_{\max} - I_{\min}}{2} \quad \rightarrow ②$$

Put eqn ② in ①

$$P_o(\text{ac}) = \frac{1}{2} \cdot \left[\frac{V_{\max} - V_{\min}}{2} \cdot \frac{I_{\max} - I_{\min}}{2} \right]$$

$$P_o(\text{ac}) = \frac{(V_{\max} - V_{\min})(I_{\max} - I_{\min})}{8}$$

Max efficiency :-

$$V_{\max} = 2V_{CC} \quad V_{\min} = 0$$


$$I_{\max} = 2I_{CA} \quad I_{\min} = 0$$

$$P_i(\text{dc}) = V_{CC} \cdot I_{CA}$$

$$\% \eta = \frac{P_o(\text{ac})}{P_i(\text{dc})}$$

$$\% \eta = \frac{V_{CC} \cdot I_{CA}}{2 V_{CC} \cdot I_{CA}} \times 100\%$$

$$\% \eta = 50\%$$



$$V_p = V_m = \frac{V_{(P-P)}}{2}$$

$$V_{(P-P)} = V_{\max} - V_{\min}$$

$$V_{(P)} = V_m = \frac{(V_{\max} - V_{\min})}{2}$$

$$P_o(\text{ac}) = (2V_{CC} - 0)(2I_{CA} - 0)$$

$$P_o(\text{ac}) = \frac{4V_{CC} \cdot I_{CA}}{8}$$


$$P_o(\text{ac}) = \frac{V_{CC} \cdot I_{CA}}{\frac{8}{2}}$$

$$\% \eta = \frac{V_{CC} \cdot I_{CA}}{2 V_{CC} \cdot I_{CA}} \times 100\%$$



Class - B Power Amplifier


(19)



Phase splitting
 ✓ i/p transformer
 It produces signal
 that is 180° out of phase
class B push-pull amplifier

Ckt.
 push-pull
 transformer
 → It couples the o/p signal.

- Class B produce 180° o/p hence two transistors are used to produce 360° o/p
- two transistors are different (npn & pnp) to generate o/p in positive cycle and negative cycle (Complementary transistors are used)
- Both the transistors are biased at cutoff.
- In the half cycle Q₁ is ON & Q₂ is OFF
We will get the half cycle at o/p
- -ve half cycle Q₁ is OFF & Q₂ is ON.
We will get -ve half cycle at o/p.
- One transistor push the o/p to positive half and other transistor pull the o/p to negative half hence it is known as push-pull amplifier.



Power i/P

$$P_i(\text{dc}) = V_{cc} \times I_{dc}$$

Power o/p

$$\therefore P_i(\text{dc}) = \frac{2 V_m V_{cc}}{\pi R_L}$$

$$P_o(\text{ac}) = V_{rms} \cdot I_{rms}$$

$$P_o(\text{ac}) = \frac{V_m}{\sqrt{2}} \cdot \frac{I_{rms}}{\sqrt{2}}$$

$$P_o(\text{ac}) = \frac{V_m \cdot I_{rms}}{2}$$

$$I_{dc} = \frac{2 I_{rms}}{\pi} = I_{\text{avg}}$$

$$= \frac{2 V_{rms}}{\pi R_L}$$

$$V_{rms} = \frac{V_m}{\sqrt{2}} \quad I_{rms} = \frac{I_{rms}}{\sqrt{2}}$$

$$P_o(\text{ac}) = \frac{V_m \cdot V_{rms}}{2 R_L} = \frac{V_{rms}^2}{2 R_L}$$

Efficiency :-

$$\eta = \frac{P_o(\text{ac})}{P_i(\text{dc})} \times 100\% = \frac{V_{rms}^2 / 2 R_L}{2 V_m V_{cc} / \pi R_L} \times 100\% \quad \because V_m = V_{cc}$$


$$\eta = \frac{V_{cc}^2 / 2 R_L}{2 V_{cc}^2 / \pi R_L} \times 100\% = \frac{\pi}{4} \times 100\%$$

$$\therefore \eta = 78.5\%$$

Watermarkly

Class AB Power Amplifier.


(21)



① use of V_{tg} divider

→ This cut-in V_{tg} of $1.04V$ will change w.r.t temp.
Hence there might be a possibility of distortion.

→ Instead of Resistor R_2 two diodes can be used,
to provide fixed bias as shown in fig ② below.



② use of pair of diodes

- The base emitter junction of both Q_1 & Q_2 are required to provide a fixed bias.
- Hence for silicon transistor a fixed bias of $0.7 + 0.7 = 1.4V$ is required.
- This can be achieved by using Voltage divide circuit as shown in fig. ②.

→ As temperature changes the diode characteristics get changed and maintain the necessary biasing required to overcome the distortion.

* Derivation for i/p power, o/p power & efficiency for class AB is same as class B amplifiers.*



Watermark

Problem:-


(22)

- ① The circuit shown in fig. operates with sinusoidal o/p. Calculate

(i) Max Ac power o/p

(ii) Power dissipation in each transistor: v_i

(iii) Conversion efficiency at max power o/p



Soln :- It is a single supply version. $\therefore V_{cc} = \frac{20}{2} = 10V$

$$(i) P_o(\text{ac}) = \frac{V_{cc}^2}{2R_L} = \frac{(10)^2}{2 \times 8} = 6.25W$$

$$(ii) P_i(\text{dc}) = V_{cc} \cdot I_{dc}$$

$$P_{dc} = \frac{2P_m}{\pi}$$

$$P_{dc} = \frac{V_{cc} \cdot I_{dc}}{R_L} = \frac{V_{cc}}{R_L}$$

$$P_{dc} = \frac{2 \times 1.25}{\pi}$$

$$P_m = \frac{10}{8} = 1.25A$$

$$P_i(\text{dc}) = 10 \times 0.795$$

$$I_{dc} = \underline{\underline{0.795A}}$$

$$\underline{\underline{P_i(\text{dc}) = 7.95W}}$$



$$(iii) \% \eta = \frac{P_o(\text{ac})}{P_i(\text{dc})} \times 100\% = \frac{6.25}{7.95} \times 100\%$$

$$\underline{\underline{\% \eta = 78.6\%}}$$


Class C Tuned Amplifier :-

(23)

→ Class C amplifier, transistor is 'ON' for less than half cycle (less than 180°) of the ac i/p signal.



- Tank $\frac{L}{C}$ is used as a load.
- For class C-operation, the transistor has a reverse biased B-E Voltage at a Q-Point.
- $-V_{BB}$ is connected to the base circuit which reverse bias the B-E Junction.
- The transistor will conduct only when the input signal exceeds the Cut-in V_{tg} .



$$f_r = \frac{1}{2\pi\sqrt{LC}}$$

$$V_{pp}(\text{max}) = V_{cc} + \frac{V_{ce}}{2} + V_{te} - \underline{\text{DC Power}}$$

$$P_{dc} = \frac{V_{cc}^2}{R_{dc}}$$

$$P_{dc} = V_{cc} \cdot I_{dc}$$

- Power dissipated by the transistor

$$P_d = V_{ce(\text{sat})} \cdot I_{dc}$$

- AC power

$$P_{ac} = P_{dc} - P_d$$

$$= V_{cc} \cdot I_{dc} - V_{ce(\text{sat})} I_{dc}$$

$$= [V_{cc} - V_{ce(\text{sat})}] I_{dc}$$

- Efficiency is given by,

$$\eta = \frac{P_{ac}}{P_{dc}}$$

$$= \frac{[V_{cc} - V_{ce(\text{sat})}] I_{dc}}{V_{cc} \cdot I_{dc}}$$

$$\eta = \frac{V_{cc} - V_{ce(\text{sat})}}{V_{cc}}$$

$$\boxed{\eta = 1 - \frac{V_{ce(\text{sat})}}{V_{cc}}}$$

$\therefore V_{ce(\text{sat})} \ll V_{cc}$

$$\therefore \boxed{\eta > 90\%}$$

A E C

21 E C 34

Module - 4


Opamp DC and AC Amplifiers

Module-4


①

→ In opamp i/p can be DC or AC

OPAMP → Operational Amplifiers.



DC supply



AC supply.

→ In opamp ~~5~~ types of circuit possible.

- Inverting amplifier.
- Non Inverting amplifier.
- Differential amplifier.



$$V_o = A(V_+ - V_-)$$

$$\text{Inv. Amp.} \Rightarrow V_+ = 0 \therefore V_o = -AV_-$$



$$\text{Non Inv. Amp} \Rightarrow V_- = 0 \therefore V_o = AV_+$$

I. DC Input :- (DC Signal Amplifier)



(i) Inverting Amplifier.



(ii) Non Inverting Amplifier




(iii) Differential Amplifier




II AC Input :- (AC signal amplifier)


(i) Inverting Amplifier



(ii) Non-Inverting Amplifier




(iii) Differential Amplifier,



DAC - Weighted Resistor :- (Data Converter)

- The signal is available in two forms
 - (i) Digital Signal → 0 & 1, more accurate, reliable & can provide security ⇒ most widely used, but difficult to understand by user.
 - (ii) Analog Signal. → easily understand by the user.
- At the user end the digital signal must be converted to analog signal, so that it can be easily understandable.
- Two types of data converters.
 - (i) Digital to analog converter (DAC)
 - (ii) Analog to digital converter (ADC)
- In DAC there are two types.
 - (i) Binary weighted Resistor DAC
 - (ii) R2R Ladder DAC.

Binary weighted Resistor DAC :-



→ opamp is used in Inverting Summing Amplifier Configuration.

→ Binary weighted resistors have the values $2^0 R, 2^1 R, \dots, 2^n R$.

→ Depending on number of bits the resistors are connected in the circuit.

→ the Ckt is designed for n-bits binary no.

- The switch is connected to the reference V_{ref} .
- For Ex:- For 3 bit DAC 3 resistors are connected in the circuit.
- In the circuit if $d=0$ the switch is connected to ground and if $d=1$ then the switch is connected to the reference V_{ref} .
- This is how the digital data is connected to the circuit.
- d_1 is considered as MSB & d_n is considered as LSB.
- $R_f =$ Feed back resistor & $V_o =$ o/p V_{ref} .
- The o/p current is equal to current flowing through each resistor.

$$\therefore I_o = I_1 + I_2 d_2 + I_3 d_3 + \dots + I_n d_n$$

$$I_o = \left[\frac{V_R d_1}{2^0 R} + \frac{V_R d_2}{2^1 R} + \frac{V_R d_3}{2^2 R} + \dots + \frac{V_R d_n}{2^n R} \right]$$



Watermarkly

$$\therefore V_o = \frac{V_R}{R} [d_1 2^1 + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n}] \quad (5)$$

O/P $\underline{\underline{V_o}}$ $V_o = -I_o R_F$.

$$\therefore V_o = -\frac{V_R}{R} [d_1 2^1 + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n}] R_F.$$

Let $V_R = N_{FB}$ #/fbk scale v_{ref} by

$$\frac{R_F}{R} = K \quad \text{if } RF = R = 1 \text{ then } K = 1.$$

$$\therefore V_o = -V_R [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n}]$$

$d_1 \rightarrow \text{MSB} \quad d_n \rightarrow \text{LSB}$

→ O/P $\underline{\underline{V_o}}$ is proportional to input digital data.

→ It is simple in design.

→ but it requires more number of resistors if no of bit required is more.

Prob:-

① For a 6 bit DAC for 111111 with $V_R = 10V$. find V_o .

$$V_o = -V_R [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + d_4 2^{-4} + d_5 2^{-5} + d_6 2^{-6}] \\ = -10 [1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4} + 1 \times 2^{-5} + 1 \times 2^{-6}]$$

$$\boxed{V_o = -9.844V}$$

② For 5 bit DAC find V_o for, $V_R = 10V$, Digital i/p = 10110 & Digital i/p = 10001

(i)

$$V_o = -V_R [d_1 \bar{z}^1 + d_2 \bar{z}^2 + d_3 \bar{z}^3 + d_4 \bar{z}^4 + d_5 \bar{z}^5]$$

(6)

$$V_o = -10 [1 \times \bar{z}^1 + 0 + 1 \times \bar{z}^3 + 0 \times \bar{z}^4 + 0]$$

$$\boxed{V_o = -6.875V}$$


(ii)

$$V_o = -V_R [d_1 \bar{z}^1 + d_2 \bar{z}^2 + d_3 \bar{z}^3 + d_4 \bar{z}^4 + d_5 \bar{z}^5]$$

$$V_o = -10 [1 \times \bar{z}^1 + 0 + 0 + 0 + 1 \times \bar{z}^5]$$

$$\boxed{V_o = 5.3125V}$$

DAC - R₂R Ladder :- (Inverted R₂R ladder)



→ Here two resistors R & 2R are used that's why it is known as R₂R ladder DAC.

→ Three bit digital ~~switch~~ data circuit is designed.

→ The switch is either connected to inverting terminal of an op amp or to the ground.

→ since the $\underline{V_{fg}}$ a/c non inverting terminal is zero
 $\therefore V_B = 0 \therefore V_A = 0$ due to virtual ground concept.

$$I_1 = \frac{V_R}{2R} = \left(\frac{V_R}{R}\right)2^{-1} \rightarrow \text{node } ①$$

$$I_2 = \left(\frac{V_R}{2^2 R}\right) = \left(\frac{V_R}{R}\right)2^{-2} \rightarrow \text{node } ②$$

$$I_3 = \left(\frac{V_R}{2^3 R}\right) = \left(\frac{V_R}{R}\right)2^{-3} \rightarrow \text{node } ③$$

$$\begin{aligned} I_0 &= b_1 I_1 + b_2 I_2 + b_3 I_3 \\ &= \left(\frac{V_R}{R}\right)2^{-1}b_1 + \left(\frac{V_R}{R}\right)2^{-2}b_2 + \left(\frac{V_R}{R}\right)2^{-3}b_3. \end{aligned}$$

$$I_0 = \left(\frac{V_R}{R}\right) [b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3}]$$

$$\therefore V_0 = -R_f I_0$$

-ve sign indicates i/p is

connected to inverting terminal.

$$V_0 = -\frac{R_f}{R} \cdot V_R [b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3}]$$

$$\text{if } R_f = R = 1$$

$$V_0 = -V_R [b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3}]$$

$b_1 \rightarrow \text{MSB}$


$b_3 \rightarrow \text{LSB}$



Watermarkly

Successive Approximations - ADC (Converter)

- ADC will be available in the form of IC's.
- Most commonly used ADC is Successive Approximation.
- Parameters to consider while selecting an ADC includes, Resolution, Conversion time, Speed of conversion, cost & no. of bits.
- Conversion time → is time taken by an ADC to convert an Analog signal into digital form.
- Ideally the conversion time should be zero but practically it should be as low as possible.
- If conversion time is faster then the speed of operation will be more.



→ SAR \Rightarrow Successive Approximation Register receives
Comparator o/p, SOC signal & clock signal as i/p
and it provides EOC signal & digital o/p as
o/p signal. ⑨

→ O/P of SAR is applied as i/p to DAC, the
o/p of DAC is V_D is one of the i/p to the
comparator.

→ When V_D is less than V_A , then the
comparator o/p goes high

→ When V_D is greater than V_A , then the
comparator o/p goes low.

Operation: Initially ~~SOC~~ is applied to SAR, then
the SAR will reset.

→ Then the o/p of SAR is $d_1 \dots d_8 = 0000\ 0000$
for 8-bit ADC.

→ Assume Analog i/p $V_A = 11010010$.

→ Now o/p of SAR is applied as i/p to DAC,
as the o/p of DAC is V_D .

→ Now V_D is less than V_A , the o/p of comparator
goes high. = 1, then o/p of SAR will be

again 1 000 000

→ This is applied as i/p to DAC. This V_D
is less compared to V_A

→ The o/p of comparator goes high.

→ Then SAR o/p will be $d_1 d_2 \dots d_8$ 0000

→ This will repeat.

the o/p of SAR \Rightarrow 1110 0000

→ Now V_D is higher than V_A , the O/P of Comparator goes low, then.

$d_1 \dots d_8 \Rightarrow$ 1101 0000

→ This process will continue until $V_D = V_A$.

→ Then SAR receives end of conversion command and stops the conversion.

Ex:- ① For 8-bit SAR, $f = 2\text{MHz}$ find the conversion time for ADC.

$$\text{Soln} \quad f = 2\text{MHz} \Rightarrow T = \frac{1}{f} = \frac{1}{2^m} \Rightarrow T = 0.5\mu\text{s}$$

$$\text{Conversion time} = m \times T = 8 \times 0.5\mu\text{s}$$

$$\boxed{\text{Conversion time} = 4\mu\text{s}.}$$

② When I/P $V_{in} = 10V$, for an 8 bit ADC find the resolution.

Soln:- The resolution can be defined as the max no of o/p bits available at the o/p of the ADC.

$$\text{also, Resolution} = \frac{V_{FS}}{2^n - 1} = \frac{10}{2^{8_0} - 1} = \frac{10}{255} \Rightarrow R = 0.39V$$

$$V_A = 13 \frac{9}{16} V \Rightarrow 1101$$

Successive Approximation

(11)

Example ①

SAR Present State	V_o	SAR Next State
SOC=1 0 0 0 0 $V_A > V_D$	1	1 0 0 0
-1 0 0 0	1	1 1 0 0
1 1 0 0	1	1 1 1 0
1 1 1 0	0	1 1 1 0 1 13 V

$$\Rightarrow V_A = V_D \text{ then } EOC=1$$

Subscribe EC ACADEMY on YouTube



Watermarkly

Example ②.

$$V_A = \begin{array}{r} 2^8 2^7 2^6 2^5 2^4 2^3 2^2 2^1 2^0 \\ \hline 128 & 64 & 32 & 16 & 8 & 4 & 2 & 1 & 0 \end{array} \Rightarrow \underline{\underline{219}}$$

Initially SAR is preset 0000 0000

$V_A > V_D$ Then MSB bit is set as 1
Comp o/p = 1

$$d_1 \dots d_8 \Rightarrow 1000 0000$$

again $V_A > V_D$ Comp o/p = 1

$$d_1 \dots d_8 \Rightarrow 1100 0000$$

$V_A > V_D$ Comp o/p = 1

$$d_1 \dots d_8 \Rightarrow 1110 0000$$

$V_A < V_D$ Comp o/p = 0

$$d_1 \dots d_8 \Rightarrow 1101 0000$$

↑
Previous set bit
is reset & next bit is set.

$V_A > V_D$ Comp o/p = 1

$$d_1 \dots d_8 \Rightarrow 1101 1000$$

$V_A < V_D$ Comp o/p = 0

$$d_1 \dots d_8 \Rightarrow 1101 0100 \Rightarrow V_A = V_D$$


$V_A < V_D$ Comp o/p = 0
o/p EOC = 1

$$d_1 \dots d_8 \Rightarrow 1101 0010 \Rightarrow V_A = V_D$$


then EOC = 1

Small Signal Half wave rectifier:

(i) Positive - Small Signal Half wave rectifier



Circuit



Precisely

→ are used to ^{precisely} rectify voltages having amplitude less than 0.7V

→ Hence the name - Small Signal precision rectifier.

During → Positive half cycle of i/P → opamp produces high positive o/p (V_O')

→ hence Diode D_1 is forward biased hence o/p is obtained at load resistor.

→ The circuit is similar to Voltage follower circuit

Hence,

due to Virtual ground

$$V_A = V_B \quad \therefore V_B = V_{in} \quad \therefore V_A = V_{in}$$

$$\therefore V_O = V_A$$

$$\therefore V_O = V_{in}$$

→ During negative half cycle of i/P



$$V_O' = -V_{in}$$

Watermark

→ Hence diode will be reverse biased and hence there will be no o/p ~~V_{dg}~~ . $\underline{V_{dg}}$.

$$V_o = 0$$

(ii) Negative Small Signal Half wave rectifier.



- During positive half of i/p cycle diode & hence no o/p $\underline{V_{dg}}$
- During negative half of i/p cycle diode is forward biased hence o/p is obtained across the load resistor.

$$V_A = V_B$$

$$\therefore V_B = -V_{in} \therefore V_A = V_{in}$$

$$\therefore V_o = V_A \Rightarrow$$



$$V_o = -V_{in}$$



Watermarkly

Absolute Value output Circuit


→ This circuit produce the o/p signal in Positive direction, hence it is also called as full wave rectifier



Working :-

→ During positive half of i/p cycle.

→ D₁ will be forward biased and D₂ will be reverse biased



→ In this Condition. V_i will be (at non-inverting terminal)

$$V_1 = R \frac{(V_p - V_{D1})}{R + R}$$

V_p → Peak V_{HQ} of i/p.

$$\rightarrow \text{The } V_{o(H)} \quad V_1 = \frac{R (V_p - V_{D1})}{2R}$$

V_{D1} → V_{HQ} drop across Diode D₁

$$V_1 = \frac{(V_p - V_{D1})}{2}$$

$$V_o = \frac{R(V_0 - V_{D3})}{R+R} = \frac{R(V_{0(+)} - V_{D3})}{2R} \Rightarrow V_o = \frac{V_{0(+)} - V_{D3}}{2}$$
(16)

From Virtual ground $V_1 = V_2$


$$\therefore \frac{V_p - V_{D1}}{2} = \frac{V_{0(+)} - V_{D3}}{2}$$

$$V_{0(+)} = V_p$$

\because V_{fz} drop across both the diodes are same
 $\therefore V_{D1} = V_{D3}$

→ During negative half of i/p cycle.


→ Diode D₂ will be forward biased and D₁ will be reverse biased



$$V_{th} = \frac{(V_p - V_{D2})}{R + R} \Rightarrow V_{th} = \frac{V_p - V_{D2}}{2}$$

$$R_{th} = \frac{R^2}{2R} \Rightarrow R_{th} = \frac{R}{2}$$

Thévenin's equivalent Ckt:-



$$\downarrow$$

$$V_{oc-} - V_{D3} = V_p - V_{D2}$$

$$\because V_{D3} = V_{D2}$$

$$V_{oc-} = V_p$$

key Chg of diode $I_1 = I_2$

$$\frac{(V_{oc-} - V_{D3}) - V_2}{R} = \frac{V_2 - V_{th}}{R/2}$$

From Virtual ground $V_1 = V_2$

$$V_{oc-} - V_{D3} = -2V_{th}$$

$\because V_1 = 0 \therefore V_2 = 0$




Watermarkly

Filters :-

Ex:- Water Filter \rightarrow Pure water (Selective part)
 \rightarrow Block unwanted particles.

Filter :- It is the circuit that pass the selective portions and ~~block~~ the unwanted portion of the signal.



\rightarrow If we want to pass a particular Frequency (F_1) and block other frequency (F_2 & F_3). This type of operation can be performed in filters.

\rightarrow So a particular freq is passed & other frequencies are blocked in filters.



4 types of operations



- Low Pass Filters \rightarrow which pass low frequencies & block high frequencies.
- High Pass Filter \rightarrow which pass high frequencies.
- Band pass Filters \rightarrow which can pass particular frequencies.
- Band Reject Filter, \rightarrow It blocks particular frequencies and allows all other frequencies.

① Low Pass Filters:-

$F_c \rightarrow$ Cutoff freq

low \Rightarrow less than F_c


high \Rightarrow more than F_c



Watermarkly

PB \rightarrow Pass Band

SB \rightarrow Stop Band.




$$f = \frac{1}{2\pi RC}$$


(18) - Capacitor & Resistor values will decide what freq is to allow & block.

- Below this freq, capacitor blocks the signal
- Greater than this freq, capacitor allows the signal.

→ For low pass.




For High pass.



Actual Response :-

Gain in dB



- If One Capacitor & One resistor is present
 \Rightarrow First Order Filter (-20 dB/dec roll off rate)

- If two Capacitor & two resistor is present
 \Rightarrow Second Order Filter (-40 dB/dec roll off rate)

Both First & Second order Filter operation is same
only difference is in roll off rate.




Watermarkly

Pass Band :-


(19)

- Is the range of frequencies that are allowed to pass through the Filter with min attenuation.
- Frequencies less than F_c will be passed



Transition Region :-

- Change b/w one pass band to stop band.



Stop band :-

- The particular range of freq that have most attenuation.
- Freq greater than F_c

Cut Off freq (Critical Freq)

- It is the Isolation b/w Pass band and Stopband.

$$F_c = \frac{1}{2\pi RC}$$

Band width :- Range from 0 to $F_c = F_c$

$$F_{cut} = \frac{1}{2\pi RC}$$




$$\text{Band width} = \frac{1}{2\pi RC} = \frac{1}{2\pi F_c}$$



Watermarkly

High Pass Filter

20



① Pass Band :- The freq greater than F_c will pass
the freq less than F_c will be attenuated.

② Stop Band :- The freq less than F_c .

③ Transition Region :-


$$\begin{aligned} \text{roll off rate} &= -20 \text{ dB/dec} \Rightarrow \text{First order filter} \\ &= -40 \text{ dB/dec} \Rightarrow \text{Second order filter} \end{aligned}$$

$$F_c = \frac{1}{2\pi RC}$$

$$A = 1 + \frac{R_f}{R_i}$$

Active Filters

- (i) Low pass Filter
(ii) High pass Filter.




(i) Low pass :- Pass low freq

(ii) High pass :- pass high freq

I. Low pass Filter :- a. First order

\rightarrow uses non Inverting Amplifier

\rightarrow O/P should be ac signal (freq present in only ac)



Filter design :-

Cutoff freq

$$F_c = \frac{1}{2\pi R C}$$


here $R = X_C$ $X_C +$ Capacitance Reactance

$$R = \frac{1}{\omega_c C}$$

Band width 0 to F_c $\therefore B_w = F_c - 0$

$$R = \frac{1}{2\pi F_c C}$$

$$B_w = F_c$$



Amplifier design :-

$$A = 1 + \frac{R_f}{R_i}$$



b. Second order



Watermarkly

Second Order LPF

- Also known as two pole Selective Circuit.



Design :-

$$f_c = \frac{1}{2\pi\sqrt{R_A R_B C_A C_B}}$$

$$= \frac{1}{2\pi\sqrt{R^2 C^2}}$$

$$f_c = \frac{1}{2\pi R C}$$

if $R_A = R_B = R$
 $C_A = C_B = C$

- we have same formulas for f_c , BW & A as in First order.
- only difference is in roll off rate = -40 dB/dec for 2nd order.
- Slope of 2nd order is very less compared to first order filter.

Butterworth Filter:-

- Filter with gain $A = 1.56$.

Problem ① :- Design a Butterworth Filter with $f_c = 7.03 \text{ kHz}$. Assume equal R & C . $C = 22 \text{nF}$ & $(R_2 = 1 \text{k}\Omega) \rightarrow R_f$

Soln:- $f_c = \frac{1}{2\pi R C} \Rightarrow R = \frac{1}{2\pi f_c C} = \frac{1}{2\pi \times 7.03 \times 10^3 \times 22 \times 10^{-9}} \Rightarrow R = 1 \text{k}\Omega$

$$R_A = R_B = 1 \text{k}\Omega$$

take $A = 1.56$

For Butterworth Filter $\frac{A}{R} = 1.56$

$$1.56 = 1 + \frac{1}{R_1} \Rightarrow \frac{1}{R_1} = 0.56 \Rightarrow R_1 = \frac{1}{0.56} \text{k}\Omega$$



* Draw the Ckt & Substitute all the values.

Watermarkly

II. High Pass Filter:

(a) First order HPF:

22



Design:- (similar to the Low pass Filter).

$$f_c = \frac{1}{2\pi R C}$$

$$R = X_C$$



$$R = \frac{1}{\omega_c C}$$

$$R = \frac{1}{2\pi f_c C}$$

$$BW = f_c$$

$$A = 1 + \frac{R_f}{R_1}$$

(b) Second order HPF:-



Design:-

$$f_c = \frac{1}{2\pi \sqrt{R_A R_B C_A C_B}}$$

$$\text{if } R_A = R_B = R \\ C_A = C_B = C$$

$$f_c = \frac{1}{2\pi \sqrt{R^2 C^2}}$$

$$f_c = \frac{1}{2\pi R C}$$

$$BW = f_c$$

$$A = 1 + \frac{R_f}{R_1}$$

Butterworth Filter:

- Filter with gain

$$A = 1.56$$

Watermarkly



- We have discussed 5 types of Filters.

- (i) First order Low pass Filter
- (ii) First order High pass Filter
- (iii) Second Order Low pass Filter
- (iv) Second order Highpass Filter


} all these filters design using (V) Butterworth filter.

Band pass Filters :-

Combination of low pass & High pass filter




- It is ~~known as~~ known as Band Reject Filter.
- ~~Band Stop Filter~~ Band Stop Filter



- In Band pass Filter

Actual Response




Watermarkly

Band Pass Filter

25

I/p — [HPP] — [LPF] — o/p




Design :-

$$F_{C1} = \frac{1}{2\pi \sqrt{R_A, R_B, C_A, C_B}}$$

$$F_{C2} = \frac{1}{2\pi \sqrt{R_{A2}, R_{B2}, C_{A2}, C_{B2}}}$$

Series Amplifier



$$V_{o2} = A_2 V_{o1}$$

$$V_{o2} = A_2 A_1 V_i$$

∴ gain

$$A = \left(1 + \frac{R_f}{R_1} \right) \left(1 + \frac{R_f}{R_2} \right)$$

Bandwidth :-

$$BW = F_{C2} - F_{C1}$$

$$\text{Center freq} \Rightarrow f_0 = \sqrt{F_{C1} F_{C2}}$$

$$\text{Quality factor } Q = \frac{\text{Center freq}}{BW} = \frac{f_0}{F_{C2} - F_{C1}}$$

Represents Constant
gain portion:



$$Q = \frac{\sqrt{F_{C1} F_{C2}}}{F_{C2} - F_{C1}}$$

- to get good Quality factor
we should have good Center freq.

Problem :-

- ① In a BPF; $R_{A_1} = R_{B_1} = 33\text{K}$ & $R_{A_2} = R_{B_2} = 10\text{K}$, $C_{A_1} = C_{A_2} = C_{B_1} = C_{B_2} = 100\text{PF}$, Find Quality Factor; Bandwidth & Center freq.

$$Q = \frac{\sqrt{F_{C_1} F_2}}{F_{C_2} - F_{C_1}}$$

$$Q = \frac{f_0}{f_c}$$

\circlearrowleft

$$\text{B.W.}$$

$$F_{C_1} = \frac{1}{2\pi\sqrt{R_{A_1} R_{B_1} C_{A_1} C_{B_1}}}$$

$$\boxed{F_{C_1} = 48.23\text{kHz}}$$

$$F_{C_2} = \frac{1}{2\pi\sqrt{R_{A_2} R_{B_2} C_{A_2} C_{B_2}}}$$

$$F_{C_2} = \frac{1}{2\pi R C}$$

$$= \frac{1}{2\pi \times 10\text{K} \times 100\text{P}}$$

$$\boxed{F_{C_2} = 159.15\text{kHz}}$$

$$\text{BW} = F_{C_2} - F_{C_1} = 159.15\text{K} - 48.23\text{K}$$

$$\boxed{\text{BW} = 110.93\text{kHz}}$$

$$f_0 = \sqrt{F_{C_1} F_{C_2}} = \sqrt{48.23\text{K} \times 159.15\text{K}}$$

$$f_0 = 87.611 \times 10^3$$



$$Q = \frac{f_0}{\text{BW}} = \frac{87.611\text{K}}{110.93\text{K}} = \underline{\underline{0.79}}$$

$$\boxed{Q = 0.79}$$




Band Stop Filter (Band Reject).

(27)



Design :- (Same as Band pass Filter)



$$f_C = \sqrt{f_H f_L}$$

$$f_H = \frac{1}{2\pi \sqrt{R_{A1} R_{B1} C_{A1} C_{B1}}} = \frac{1}{2\pi R C} \quad \text{if } R_{A1} = R_{B1} = R \\ C_{A1} = C_{B1} = C$$

$$f_L = \frac{1}{2\pi \sqrt{R_{A2} R_{B2} C_{A2} C_{B2}}} = \frac{1}{2\pi R' C'} \quad \text{if } R_{A2} = R_{B2} = R' \\ C_{A2} = C_{B2} = C'$$

Problem :- Design a Bandpass filter having $F_H = 400 \text{ Hz}$ & $F_L = 2 \text{ kHz}$ with ~~band~~ pass band gain of 2.

Ans - given, $F_H = 400 \text{ Hz}$ & $F_L = 2 \text{ kHz}$.

assume $C = 0.01 \mu\text{F} = C_{A_2} = C_{B_2}$

- For high pass section.

$$F_L = \frac{1}{2\pi R' C} \Rightarrow 2000 = \frac{1}{2\pi R' \times 0.01 \mu\text{F}} \Rightarrow R' = \frac{R_{A_2} = R_{B_2}}{7.957 \text{ k}\Omega}$$

- For low pass section \rightarrow assume $C = 0.05 \mu\text{F} = C_{A_1} = C_{B_1}$

$$F_H = \frac{1}{2\pi R C} \Rightarrow 400 = \frac{1}{2\pi R \times 0.05 \mu\text{F}} \Rightarrow R = \frac{R_{A_1} = R_{B_1}}{7.957 \text{ k}\Omega}$$

- gain of both sections must be 2.

$$\therefore A_F = 1 + \frac{R_f}{R_1} = 2.$$

$$\frac{R_f}{R_1} = 1$$

$$R_f = R_1 = 10 \text{ k}\Omega \text{ (assume).}$$

- For summing Amplifier. let gain be = 1

$$R_4 = R_5 = R_{f_3} = 10 \text{ k}\Omega.$$

$$R_3 = \frac{R}{3} = \frac{10 \text{ k}}{3} = 3.33 \text{ k}\Omega.$$

* Write the circuit *




Watermarkly

555 Timer IC

28

- It can produce accurate & highly stable time delays & oscillations.
- It is a 8-pin IC
- 3 resistors are used with $5\text{ k}\Omega$ hence 555 timer




Applications — Monostable, astable multivibrator

- Waveform generator.


- DC to DC Converters


- Voltage regulator

- Alarms



Block diagram :-




1. Resistors

$$V_A = \frac{10}{15} V_{cc} \Rightarrow V_A = \frac{2}{3} V_{cc}$$


$$V_B = \frac{5}{15} V_{cc} \Rightarrow V_B = \frac{1}{3} V_{cc}$$

2. Comparator.


general




— Since it is open loop OPAMP
O/P $\Rightarrow +V_{sat} (\infty) - V_{sat}$.



If $V_{in} > V_{ref} \Rightarrow V_o = +V_{sat}$.
 $V_{in} < V_{ref} \Rightarrow V_o = -V_{sat}$.

3. Flip Flop

S	R	Q	O/P	Q	\bar{Q}
0	0		No change	NC	
0	1		Reset	Set	
1	0		Set	Reset	
1	1		Invalid	Invalid	



$Trig > \frac{1}{3} V_{cc} \Rightarrow O/P = LOW$

$Trig < \frac{1}{3} V_{cc} \Rightarrow O/P = HIGH$



→ At Trigger Pin \bar{Q} is applied to Inverting Comparator (80)

→ if negative pulse is applied to pin 2

then $V_{in} < V_{ref}$

- o/p of Comparator will be high (1)


→ high o/p of Comparator is given as i/p at 'R' of SR Flip Flop.

then $\bar{Q} = 0$

$\text{o/p} \rightarrow \text{high}$

$\bar{Q} = 1$

~~555 timer~~ is high.



- o/p of ~~Comparator~~ is high.

→ Q is connected as i/p to the transistor

then transistor will be off.

→ At non-inverting amplifier

when $V_{th} > \frac{2}{3} V_{cc}$


- o/p of Comp will be high.

- high o/p of Comp is given as i/p at 'S' of SR Flip Flop

then $Q = 1$

$\bar{Q} = 0$

- o/p of 555 timer is low




- purpose of control V_{tg} is to change the pulse width with the help of POT.

- Discharge pin is used to discharge any charges using external circuit.


Astable Multivibrator :- [555 timer]

(31)

- Free running
- does not require external trigger




- R_A , R_B & C → will drive the circuit.
- And helps in free running.



- Pin 6 is threshold which is i/p to non Inverting Comparator 1
- Pin 2 is trigger which is i/p to Inverting Comparator 2

- \bar{Q} is connected to transistor base
- \bar{Q} is connected to the O/P stage.
- Let us assume $\bar{Q} = 1$ & $Q = 0$. since Q is connected to base of transistor Q_1
- Transistor will be in Cutoff.
- Hence Capacitor will charge through R_A & R_B .
- Now V_{CC} will appear as i/p to Comp1
then $V_{CO} > \frac{2}{3}V_{CC} \therefore$ O/P of Comp1 = 1
hence. $S = 1 \therefore Q = 1$ & $\bar{Q} = 0$.
- Therefore $\boxed{O/P = 0}$
- V_{CO} will also appear as i/p to Comp2.
 \because It is Inverting Comparator
 $\therefore V_{CO} > \frac{1}{3}V_{CC}$
O/P of Comp1 = 0
- Since $Q = 1 \therefore$ transistor Q_1 is ON.
- Capacitor will discharge, hence V_C will be less.
- Now when V_C is i/p to Comp2

$$\textcircled{5} \text{ Duty cycle} = \frac{t_c}{T} \times 100 \\ = \frac{R_A + R_B}{R_A + 2R_B} \times 100$$



$$V_C < \frac{1}{3}V_{CC} \text{ then Comp2 O/P} = 1 \\ Q = 0 \text{ &} \bar{Q} = 1 \therefore \boxed{O/P \text{ State} = 1}$$

① Charging time $= t_c = 0.69 (R_A + R_B) C$
 ② Discharging time $= t_d = 0.69 (R_B) C$
 Capacitor $\textcircled{3} = t_c + t_d = 0.69 (R_A + 2R_B) C$
 \therefore ④ Time of oscillation $f_o = \frac{1}{T} = \frac{1.45}{(R_A + 2R_B) C}$




Watermark

Monostable Multivibrator using 555

(33)

- One Stable Pulse.
- One shot Multivibrator.

- Needs external trigger pulse for O/P = 1 (high).
- else O/P remains low.



- Initially the O/P is low.
- trigger pulse is applied at i/p of Comp 2
then $t_{ig} < \frac{1}{3} V_{cc}$.
- then the O/P of Comp 2 is high. (Inverting Comparator)
- SR F.F. is reset then $Q=0$ & $\bar{Q}=1$
- 1 is the i/p to the O/P stage of the
O/P will be high. for sometime
- when $Q=0$, will set transistor Q_1 to be
off & act as open circuit
- then Capacitor Starts ~~discharge~~ Charging
with V_{cc} .
- at pin no 6 i/p is equal to $V_{cc} > \frac{2}{3} V_{cc}$
- then the O/P of Comp 1 is high (non Inverting
Comparator).
- SR F.F. is Set then $Q=1$ & $\bar{Q}=0$
- Since $\bar{Q}=0$ the O/P will be low.



A E C

21 E C 84

Module - 5

Subscribe EC ACADEMY on youtube


Introduction to Power Electronics

Power Electronics is one of the important branches of Electronics and Electrical Engineering. It deals with conversion and control of electric energy.

We know that AC Voltage and Current of fixed frequency is available from mains. This supply cannot be used always directly.

For example computer needs (switch mode power supply) SMPS for its working.

Basic Inputs/outputs of power electronic system



The above fig shows Basic Input/output of Power Electronic System. The electric energy in one form is given at the Input. The Power Electronic System converts the electric energy in the other form. For example, the Input may be AC & the output can be DC. We know that such conversion is performed by rectifier. Thus rectifier is a power electronic system.

The Power Electronic System thus performs conversion of electric energy. It also controls the amount of electric energy to be given to the output. The word power means high amplitude of current and voltage.

Brief History of Power Electronics

(2)

- * The first power electronic device developed was the mercury Arc Rectifier during the year 1900.
- * The other power devices like metal tank rectifier, grid controlled vacuum tube rectifier, ignitron, Phenotrons; thyratrons and magnetic amplifier were developed & used gradually for power control application until 1950s.
- * The first SCR (Silicon Controlled Rectifier) or Thyristor was invented & developed by Bell Lab's in 1956 which was first PNPN triggering transistor.
- * The Second Electronic revolution began in the year 1958 with the development of commercial grade Thyristor by the General Electric Company (GE). Then the new area of power electronics was born.
- * After that many different types of power Semiconductor devices & power conversion techniques have been introduced.
- * The power electronics revolution is giving us the ability to convert, shape & control large amount of power.



Watermarkly

Block diagram of the generalized power system (3) is shown below.

Power source may be an ac Supply System or a DC Supply System. In India 1 phase and 3 phase 50Hz AC Supplies are readily available in small location. Very low power drives are generally fed from single phase (1Φ) Source. Rest of the drive are powered from 3 phase source.

Power modulator: Power modulator converts electrical energy of the source as per the requirement of the load. For example if the load is a DC motor, the modulator output must be adjustable direct voltage.

In case of load is 3 phase Induction motor, the modulator may have adjustable voltage & frequency at its output terminal. When power modulator performs this function, it is known as converter. motor commonly used in power electronic system are


- (1) DC motors (Shunt, Series, Compound and permanent magnet)
- (2) Induction motors (Squirrel-cage, wound rotor & linear)
- (3) Synchronous motors (wound field and permanent magnet)
- (4) Brushless DC motors
- (5) Stepper motors
- (6) Switched Reluctance motors.

Power modulators are controlled by a control unit. Nature of the control unit for a particular system depends on the power modulator that is used.

Control unit operates at much lower voltage.⁽⁴⁾
and power Level.

Sensing unit measures the load parameters.
Say Speed in case of Rotating machine & compare
it with the command.

Power Electronic System Block diagram



Type of power converters or Types of power Electronic circuit

(5)

For the control of electric power supplied to the load or the equipment/machinery or for power conditioning the conversion of electric power from one to other is necessary. E.g. the switching characteristic of power semiconductor devices (Thyristor) facilitate these conversions.

The different types of power converters are

- (1) Phase Controlled Rectifiers (AC to DC converters)
- (2) Choppers (DC to DC converters)
- (3) Inverters (DC to AC converters)
- (4) Cycloconverters (AC to DC converters)
- (5) AC voltage controllers (AC Regulators)

(i) Power Controlled Rectifiers (AC to DC converters)

These converters convert fixed ac voltage to a variable dc output voltage. These converters take power from one or more ac voltage/current source of single or multiple phases and delivers to a load. The output variable is a low ripple dc voltage or dc current. These controller circuits use line voltage for their commutation. hence they are also called as line commutated or naturally commutated ac to dc converters. These circuit include Diode Rectifiers and Single/Three Phase Controlled Circuits.



Watermarkly

Applications:-

(6)

- (1) High voltage dc transmission Systems.
- (2) Dc motor drives.
- (3) Regulated Dc power supplies
- (4) static VAR compensator
- (5) battery charger circuits
- (6) wind generator converters.

(2) Choppers (Dc to Dc converters)

A chopper converts fixed dc input voltage to a variable dc output voltage. The dc output voltage may be different in amplitude than the Input source voltage. Choppers are designed using semiconductor devices such as power transistor, IGBTs, GTO, Power MOSFET & Thyristors. Output voltage can be varied steplessly by controlling the duty ratio of the device by low power signals from a control unit. Chopper has either a battery, a solar powered dc voltage source or line frequency (50-60 Hz) derived dc voltage source.

Applications:- Dc Drives

Battery driven vehicles

Electric traction.

Switched mode power supplies

Subway cars.

(3) Inverters (DC to AC converters)

(7)

An Inverter converts a fixed DC voltage to an AC voltage of variable frequency & of ~~fixed~~ fixed or variable magnitude. A practical Inverter has either a battery, a solar powered DC voltage source or a line frequency (50Hz.) derived DC voltage source. Inverters are widely used from very low power portable electronic systems such as flashlight discharge system in a photographic camera to very high power Industrial Systems.

Inverters are designed using Semiconductor devices such as powertransistor, MOSFETs, IGBTs, GTO and Thyristor.

Application:

- (1) Uninterrupted Power Supply (UPS)
- (2) Aircraft and Space Power Supply.
- (3) Induction & Synchronous motor drives.
- (4) High voltage DC Transmission System.
- (5) Induction Heating Supplies

(4) Cycloconverters (AC to AC converters)

These circuits convert Input Power at one frequency to output power at a different frequency through one stage conversion. These are designed using Thyristors and are controlled by triggering signals derived from a control unit.



Watermarkly

The output frequency is lower than the source frequency. Output frequency in Cyclo converter is a simple fraction such as $\frac{1}{3}$, $\frac{1}{5}$ and so on of the source frequency.

These are mainly used for slow speed very high power Industrial drives.

Applications: AC drives like Rotary kilne multi-mw ac motor drives.

5) AC Voltage Controllers (AC Regulators)

These converters convert fixed ac voltage directly to a variable ac voltage at the same frequency using line commutation.

These converters employs a Thyristorised voltage controller.

Applications: Lighting Control

Speed control of large fans & pumps.

Electronic tap changers.



power Electronic Applications ⑨

- (1) Home appliances: Refrigerator, Sewing machine, photography, Airconditioning, food warming trays, washing machine, lighting, dryers, Vacuum cleaners, grinders and mixers.
- (2) Gamer and Entertainment:
Gamer and Toys, Televisions, movie Projectors.
- (3) commercial:
Advertising, Battery chargers, blenders, computers, electric fan, electronic ballasts, hand power tools, vending machines.
- (4) Aerospace: -
Aircraft power System, Space vehicle Power System, Satellite power System.
- (5) Automotive:
Alarms & Security Systems, electric Vehicle, audio and RF amplifiers, Regulator.
- (6) Industrial:
Elevators, UPS, welding Equipment, ultrasonic generators, power supplier, printing press, machine tools, Electric vehicles, Electromagnets, electronic ignitions, ovens, electric furnaces etc

(7) medical:

fitness machines, laser power supplier,
medical instrumentation.

(8) security system:

alarm and security system, radar/Sonar.

(9) telecommunication

uninterruptible power supplier (UPS), solar
power supplier, wireless communication power
supplier.

(10) trans portation

magnetic levitation, train & locomotive,
motor drives,

(11) utility System: VAR Compensators, power factor
correction, static circuit breakers.




SCR (Silicon Controlled Rectifier)


11-1

- Silicon Semiconductor material.
- Control → AC to DC Conversion.

Construction



Symbol




Working :-


1. Forward blocking Mode
2. Forward conduction Mode
3. Reverse blocking Mode.

$J_1, J_2, J_3 \rightarrow FB \rightarrow$ For
Conduction of SCR

1. Forward blocking Mode




$J_1 \rightarrow FB$
 $J_2 \rightarrow RB$
 $J_3 \rightarrow FB$



3. Reverse blocking mode

2. Forward Conduction mode.

$J_1, J_2, J_3 \rightarrow FB \rightarrow$ SCR Starts Conducting.




Thyristor

Thyristor is a general name given to a family of power semiconductor switching devices all of which are characterized by a bistable switching action depending upon the PNPN regenerative feedback. The Thyristor has 4 or more layers and three or more junctions.


The SCR (Silicon Controlled Rectifier) is the most widely used and important member of the Thyristor family.

PRINCIPLE OF OPERATION OF SCR

Symbol:



o Anode(A) (Structure)



The structure and symbol of the Thyristor [SCR] is shown in above diagram. It is a four layered PNPN switching device, having three junctions J_1 , J_2 , & J_3 . It has three external terminals namely Anode(A), Cathode(K) and gate(G). The anode and cathode are connected to the main power circuit. The gate terminal is connected to the control circuit.

(12)

gate terminal carries a low level gate current in the direction gate to Cathode. Normally the gate terminal is provided at the P-Layer near the Cathode.

state operation: when anode is made positive with respect to Cathode, The junctions J_1 & J_3 are forward biased but the middle Junction J_2 becomes Reverse biased. Thus the Junction J_2 because of the presence of Depletion Layer, does not allow any current to flow through the device. only leakage current, negligibly small in magnitude, flows through the device due to the drift of the mobile charges. This current is insufficient to make the device conduct. In other words, the SCR under the forward biased condition does not conduct, This is called as the forward Blocking State OR Off State of the device.

when Anode to Cathode voltage increases, the width of the depletion layer at the junction J_2 decreases.

If again anode to Cathode voltage is kept a stage corner when the depletion layer at J_2 vanishes. The reverse biased Junction J_2 will Breakdown due to the Large voltage produced across its depletion layer. This Phenomenon is known as the Avalanche Breakdown.

(13)

Since the other junctions J_1 and J_3 are already forward biased, there will be a free carrier movement across all the three junctions resulting in a large amount of current flowing through the device from anode to cathode. Due to the flow of this forward current, the device starts conducting & it is then said to be in the conducting state or ON state.

when Anode is made negative with respect to Cathode [Cathode is Positive], The Junction J_1 & J_3 are Reverse biased & the junction J_2 become forward biased.

Thus the junctions J_1 & J_3 do not allow any current through the device. only a very small amount of leakage current may flow because of the drift of the charges, The leakage current is again insufficient to make the device conduct. This is known as the Reverse Blocking State or off state of the device.

The different types of Thyristors are


(1) SCR (Silicon Controlled Rectifier)

(2) TRIAC


(3) DIAC (4) GATE TURN OFF THYRISTOR (GTO)

 Watermarkly

Static anode - cathode characteristic of SCR (14)



V-I characteristic of SCR



$V_{BO} \rightarrow$ Forward breakover voltage.

$I_L \rightarrow$ Latching current, $I_H \rightarrow$ Holding current

$V_{BR} \rightarrow$ Reverse Breakdown voltage.

$I_G =$ Gate current

Static anode-cathode characteristic of SCR

(15)

can be classified into 3 Region.

- (1) Forward Blocking Region
- (2) Forward Conduction Region.
- (3) Reverse Blocking Region

(1) Forward Blocking Region

In this Region, the anode is made positive with respect to the cathode & therefore Junction J_1 & J_3 are forward biased while the junction J_2 remains reverse biased. Hence the anode current is a small forward leakage current. The Region on of the V-I characteristic is known as the forward blocking region when the device does not conduct.

(2) Forward Conduction Region:

when the anode to cathode forward voltage is increased with gate circuit kept open, avalanche breakdown occurs at the junction J_2 at a critical forward break over voltage (V_{BO}) & SCR switches into a low impedance condition. forward Breakover voltage is corresponding to the point m, when the device switched or

to the conducting State.

The Region MN of the characteristic shows that as soon as the device latches on to its ON State, the voltage across the device drops from say, several hundred volts to 1-2 volt. depending on the setting of the SCR. & suddenly a very large amount of current starts flowing through the device. The part NC of the characteristic is called as the forward conduction state.

The anode current must be more than a value known as Latching current I_L . Latching current I_L is the minimum anode current required to maintain the Thyristor in the ON-State immediately after a Thyristor has been turned on & the gate signal has been removed.

If the forward anode current is reduced below a level known as the holding current I_H , Holding current I_H is the minimum anode current to maintain the Thyristor in the on-State. The holding current is in the order of milliampere & less than the latching current I_L .



Watermarkly

3) Reverse Blocking Region:

When the Cathode is made positive with respect to anode with the switch S open, the Thyristor becomes reverse biased.

In fig OP is the Reverse blocking Region, In this Region, the Thyristor Exhibits a Blocking Characteristic Similar to that of a diode.


In this reverse biased condition, the junction J₁ & J₃ are Reverse biased & the middle junction J₂ is Forward biased. Therefore, only a small leakage current (in mA) flows. If the reverse voltage is increased, then at a critical voltage is Increased, then at a critical breakdown level called reverse Breakdown voltage V_{BR} .

SCR Turn ON methods :-

(17)

- 1) Forward Voltage Triggering
- 2) Gate Triggering
- 3) dV/dt Triggering
- 4) Light Triggering
- 5) Temperature Triggering.


1) Forward V_{Tg} Triggering




→ SCR is forward biased and no. V_{Tg} is applied across the gate.

→ As forward V_{Tg} increases beyond forward break down (V_{FB0}) the SCR starts conducting.

→ This method is very less used.



2) Gate Triggering




→ Along with forward biasing the SCR, the gate V_{Tg} is applied.

→ Due to this Junction J_2 is forward biased and SCR will turn on.



Watermarkly

3) dV/dt triggering:-



When SCR is Forward biased

- Junction J_1 , J_2 is Forward biased

- $J_3 \rightarrow$ Reverse biased hence it will act as a Capacitor (C_j^o)

- C_j^o will store the charges.

$$q = C_j^o \cdot V_a$$

$C_j^o \rightarrow$ junction Capacitance

$$\frac{dq}{dt} = i_j^o = G^o \cdot \frac{dV_a}{dt}$$

$V_a \rightarrow$ anode Voltage

$$i_j^o = G^o \frac{dV_a}{dt}$$

$$V_{a,eff} + V_a \cdot \frac{dq}{dt}$$

$\frac{dq}{dt}$

neglect this term -

- here as V_a increased i_j^o will also increase
- if i_j^o increases it will break the depletion region across J_3
- The SCR Starts Conducting.

4) Light Triggering (LASCR)

- here we will use light activated SCR.
- A light is passed through the gate terminal
- that will break the junction across J_3
- SCR Starts Conducting.

5) Temperature Triggering

- when temp is provided across the gate
- Junction breakdown occurs & SCR Starts Conducting

SCR Turn OFF methods:-

(19)

- 1) Natural Commutation.
- 2) Reverse bias Turn OFF
- 3) Gate Turn OFF.

1) Natural Commutation.

- once the SCR is ON and if the gate V_{tg} is removed even then the SCR will remain ON
- If anode current is reduced less than Holding Current.
- SCR will turn OFF.

2) Reverse bias.

- If Reverse bias is applied across the SCR
- SCR will turn OFF.




3) Gate Turn OFF:-

- If negative V_{tg} is applied across the ~~anode~~ gate.
- The negative gate current, holding current increased and SCR will turn OFF.



Watermarkly


Forced Commutation - class A (Self commutation)



- If LC is used to turn off SCR.
- When gate pulse is applied SCR is on.
- L & C starts charging.
- L provides reverse current to SCR.
- hence SCR Current decreases and SCR is turned OFF.
- Once

Firing Circuits of SCR :- (Gate Trigger Circuits) (21) → used to turn on SCR.

- a) R - Firing (Resistance) Circuit → we can turn on the SCR at desired instant of time.
 - b) RC - Firing (Resistance-Capacitance) circuit.
 - c) UJT - Firing circuit.
- Some of the Ckt_s are commonly used Firing Ckt_s are named above.
- R - Firing circuit :
- A control Ckt is used b/w Gate and Cathode to turn on the SCR
- These Control Ckt_s are known as Firing Ckt_s or Triggering Ckt_s.



→ Fig. Shows a half wave Controlled Rectifier Ckt.

→ V_s, load and SCR is connected in Series.

→ Ckt connected b/w A & K is known as power Ckt_s because A & K can handle high V_{tg} & high current.

→ Ckt connected b/w G & K is known as control Ckt_s which are low power Ckt_s.

→ R-firing Ckt_s are simplest & most economical Ckt_s.

→ The Resistor R₁ limits the current through the gate of the SCR.

→ R₂ is the Variable Resistor, by varying the resistance we can control the firing angle of SCR.

→ Hence it is known as R-firing Ckt.

→ R is the Stabilizing Resistor.

→ Diode ensures that no negative V_{tg} reaches the gate of SCR. → Diode allows current only in the half cycle only.

Operation :-


→ Initially SCR is in OFF State.

→ Apply the Supply V_{tg}




Watermarkly


- During the half cycle Anode is true & Cathode is negative
 - Due to this J_1 & J_3 is Forward biased but J_2 is Reverse biased condition.
 - SCR will be OFF \Rightarrow It will act as open switch.
 - Current will flow from V_S , load, R_1, R_2, R & back to Source (V_S)
 - $V_g = V_{gt}$ (gate trigger voltage) - SCR will turn on
 - Then current flows from V_S , SCR & back to V_S
 - During -ve half of ifp SCR will be OFF.
- Case(i) : when R_2 is very large.
- The current through resistors will be very less
 - Hence $V_g < V_{gt}$ \Rightarrow SCR will be OFF



Case(ii) When R_2 is optimum.




Case (iii) when R_2 is very small.



- Firing angle (α) depends on value of R_2
- $\alpha \propto R_2$
- α ranges from $(0$ to $90^\circ)$ can go up to 180° (limitation)
- To overcome this limitation we will use RC & UJT Firing Ckt.


RC Firing Circuit :- → RC Half wave triggering ckt
→ RC full wave triggering ckt



(i) Half wave Triggering ckt

- Fig shows the RC triggering ckt
- Ckt b/w A & K is power ckt
- Ckt b/w G & K is control ckt
- Control ckt consists of two diodes D_1 & D_2 , Variable Resistor R & a Capacitor.
- by varying the Resistor Value of R we can control the firing angle from 0° to 180°

Operation:- (i) R is large




- During -ve half of i/p Diode D_2 is forward biased and current flows from V_s , through Capacitor C , Diode D_2 & back to source V_s .




- So Capacitor C charges through diode D with [lower plate +ve & upper plate -ve] negative V_{tg}
- As the i/p V_{tg} moves towards the peak, the Capacitor will start charging with +ve V_{tg}

- As Capacitor V_C reaches V_{gt} then SCR Starts Conducting.
- Again During -ve half of SCR will be OFF and during the half of i/p when $V_C = V_{gt}$ the SCR is ON & Starts Conducting.
- when R is high then the Capacitor Charging time will also be more.

(ii) R is small





- If R value is less then Charging time of Capacitor is less.



(iii) Full wave Triggering ckt

(26)

- (i) When R is large
- charging time of capacitor
'C' is more.



Watermarkly

UJT Triggering Circuit :-

(27)


UJT \Rightarrow Unijunction Transistor
Semiconductor

- It is an electronic device which has only one Junction

- It has 3 terminals Emitter, Base1 & Base2.

- It is a highly Efficient switch.

- Its switching time is in the range of nano-Seconds



- Fig. 8 shows the UJT Triggering circuit.

- Ckt b/w A & K is Power Circuit

- Ckt b/w G & K is Control circuit.

- Vs is applied to the bridge rectifier.

- Then the Rectified Vtg Vd is applied to the Zener diode

- Zener diode will act as Voltage Regulator

- It will clip the Vtg Vd to a fixed Vtg Vz.

- Vz is applied to the Charging ckt.

- Capacitor C charges through Resistor R1.

- When V_c reaches ~~V_{th}~~ UJT triggering $V_{tg} = V_p$
- the UJT will turn ON.
- Capacitor will discharge through ~~primary of~~ Emitter, B_1 and primary of pulse transformer
- A pulse is produced at primary & secondary of pulse transformer
- This pulse will act as gate triggering pulse of SCR.
- Charging of capacitor can be controlled by varying Resistor R_1 .
- Hence firing angle can be controlled from 0° to 180° .

