

**III Semester**

<b>Analog Electronic Circuits</b>			
Course Code	<b>21EC34</b>	CIE Marks	50
Teaching Hours/Week (L:T:P: S)	3:0:0:1	SEE Marks	50
Total Hours of Pedagogy	40	Total Marks	100
Credits	3	Exam Hours	3
<p><b>Course objectives:</b> This course will enable students to</p> <ul style="list-style-type: none"> <li>• Explain various BJT parameters, connections and configurations.</li> <li>• Design and demonstrate the diode circuits and transistor amplifiers.</li> <li>• Explain various types of FET biasing and demonstrate the use of FET amplifiers.</li> <li>• Analyze Power amplifier circuits in different modes of operation.</li> <li>• Construct Feedback and Oscillator circuits using FET.</li> </ul>			
<p><b>Teaching-Learning Process (General Instructions)</b>                  These are sample Strategies, which teacher can use to accelerate the attainment of the various course outcomes.</p> <ol style="list-style-type: none"> <li>1.Lecture method (L) does not mean only traditional lecture method, but different type of teaching methods may be adopted to develop the outcomes.</li> <li>2.Show Video/animation films to explain evolution of communication technologies.</li> <li>3. Encourage collaborative (Group) Learning in the class</li> <li>4.Ask at least three HOTS (Higher order Thinking) questions in the class, which promotes critical thinking</li> <li>5.Adopt Problem Based Learning (PBL), which fosters students' Analytical skills, develop thinking skills such as the ability to evaluate, generalize, and analyze information rather than simply recall it.</li> <li>6.Show the different ways to solve the same problem and encourage the students to come up with their own creative ways to solve them.</li> <li>7.Discuss how every concept can be applied to the real world - and when that's possible, it helps improve the students' understanding.</li> </ol>			
<b>Module-1</b>			
<p><b>BJT Biasing:</b> Biasing in BJT amplifier circuits: The Classical Discrete circuit bias (Voltage-divider bias), Biasing using a collector to base feedback resistor.</p> <p><b>Small signal operation and Models:</b> Collector current and transconductance, Base current and input resistance, Emitter current and input resistance, voltage gain, Separating the signal and the DC quantities, The hybrid <math>\Pi</math> model, The T model.</p> <p><b>MOSFETs:</b> Biasing in MOS amplifier circuits: Fixing VGS, Fixing VG, Drain to Gate feedback resistor.</p> <p><b>Small signal operation and modeling:</b> The DC bias point, signal current in drain, voltage gain, small signal equivalent circuit models, transconductance, The T equivalent circuit model.</p> <p>[Text 1: 3.5(3.5.1, 3.5.3), 3.6(3.6.1 to 3.6.7), 4.5(4.5.1, 4.5.2, 4.5.3), 4.6(4.6.1 to 4.6.7) ]</p>			
<b>Teaching-Learning Process</b>	<p>Chalk and talk method, Power Point Presentation.</p> <p><b>Self-study topics:</b> Basic BJT Amplifier Configurations- Design of Common Emitter and Common collector amplifier circuits.</p> <p><b>RBT Level:</b> L1, L2, L3</p>		
<b>Module-2</b>			
<p><b>MOSFET Amplifier configuration:</b> Basic configurations, characterizing amplifiers, CS amplifier with and without source resistance RS, Source follower.</p> <p><b>MOSFET internal capacitances and High frequency model:</b> The gate capacitive effect, Junction capacitances, High frequency model.</p> <p><b>Frequency response of the CS amplifier:</b> The three frequency bands, high frequency response, Low</p>			

	frequency response. <b>Oscillators:</b> FET based Phase shift oscillator, LC and Crystal Oscillators (no derivation) [Text 1: 4.7(4.7.1 to 4.7.4, 4.7.6) 4.8(4.8.1, 4.8.2, 4.8.3), 4.9, 12.2.2, 12.3.1, 12,3,2]
<b>Teaching-Learning Process</b>	Chalk and talk method, Power Point Presentation. <b>Self-study topics:</b> Discrete Circuit MOS Amplifier – The common source amplifier and the source follower. <b>RBT Level:</b> L1, L2, L3
<b>Module-3</b>	
	<b>Feedback Amplifier:</b> General feedback structure, Properties of negative feedback, The Four Basic Feedback Topologies, The series-shunt, series-series, shunt-shunt and shunt-series amplifiers (Qualitative Analysis). <b>Output Stages and Power Amplifiers:</b> Introduction, Classification of output stages, Class A output stage, Class B output stage: Transfer Characteristics, Power Dissipation, Power Conversion efficiency, Class AB output stage, Class C tuned Amplifier. [Text 1: 7.1, 7.2, 7.3, 7.4.1, 7.5.1, 7.6 (7.6.1 to 7.6.3), 13.1, 13.2, 13.3(13.3.1, 13.3.2, 13.3.3, 13.4, 13.7)]
<b>Teaching-Learning Process</b>	Chalk and talk method, Power Point Presentation. <b>Self-study topics:</b> Class D power amplifier. <b>RBT Level:</b> L1, L2, L3
<b>Module-4</b>	
	<b>Op-Amp Circuits:</b> Op-amp DC and AC Amplifiers, DAC - Weighted resistor and R-2R ladder, ADC- Successive approximation type, Small Signal half wave rectifier, Absolute value output circuit, Active Filters, First and second order low-pass and high-pass Butterworth filters, Band-pass filters, Band reject filters. <b>555 Timer and its applications:</b> Monostable and Astable Multivibrators. [Text 2: 6.2, 8.11(8.11.1a, 8.11.1b), 8.11.2a, 8.12.2,8.13 7.2, 7.3, 7.4, 7.5, 7.6, 7.8, 7.9, 9.4.1, 9.4.1(a), 9.4.3, 9.4.3(a)]
<b>Teaching-Learning Process</b>	Chalk and talk method, Power Point Presentation. <b>Self-study topics:</b> Clippers and Clampers, Peak detector, Sample and hold circuit. <b>RBT Level:</b> L1, L2, L3
<b>Module-5</b>	
	<b>Overview of Power Electronic Systems:</b> Power Electronic Systems, Power Electronic Converters and Applications. <b>Thyristors:</b> Static Anode-Cathode characteristics and Gate characteristics of SCR, Turn-ON methods, Turn-off Mechanism, Turn-OFF Methods: Natural and Forced Commutation – Class A without design consideration. <b>Gate Trigger Circuit:</b> Resistance Firing Circuit, Resistance capacitance firing circuit, Unijunction Transistor: Basic operation and UJT Firing Circuit. [Text 3: 1.3, 1.5,1.6, 2.2, 2.3, 2.4,2.6, 2.7,2.9, 2.10, 3.2, 3.5.1, 3.5.2, 3.6.1, 3.6.3,3.6.4]
<b>Teaching-Learning Process</b>	Chalk and talk method, Power Point Presentation. <b>Self-study topics:</b> Basic Construction, working and applications of DIAC, TRIAC, IGBT, GTO. <b>RBT Level:</b> L1, L2, L3
<b>Course Outcomes (Course Skill Set)</b>	
At the end of the course the student will be able to :	
<ol style="list-style-type: none"> <li>1. Understand the characteristics of BJTs and FETs for switching and amplifier circuits.</li> <li>2. Design and analyze FET amplifiers and oscillators with different circuit configurations and biasing conditions.</li> <li>3. Understand the feedback topologies and approximations in the design of amplifiers and oscillators.</li> <li>4. Design of circuits using linear ICs for wide range applications such as ADC, DAC, filters and timers.</li> <li>5. Understand the power electronic device components and its functions for basic power electronic circuits.</li> </ol>	

### Assessment Details (both CIE and SEE)

The weightage of Continuous Internal Evaluation (CIE) is 50% and for Semester End Exam (SEE) is 50%. The minimum passing mark for the CIE is 40% of the maximum marks (20 marks out of 50). A student shall be deemed to have satisfied the academic requirements and earned the credits allotted to each subject/ course if the student secures not less than 35% (18 Marks out of 50) in the semester-end examination (SEE), and a minimum of 40% (40 marks out of 100) in the sum total of the CIE (Continuous Internal Evaluation) and SEE (Semester End Examination) taken together.

#### Continuous Internal Evaluation:

Three Unit Tests each of **20 Marks (duration 01 hour)**

1. First test at the end of 5<sup>th</sup> week of the semester
2. Second test at the end of the 10<sup>th</sup> week of the semester
3. Third test at the end of the 15<sup>th</sup> week of the semester

Two assignments each of **10 Marks**

4. First assignment at the end of 4<sup>th</sup> week of the semester
5. Second assignment at the end of 9<sup>th</sup> week of the semester

Group discussion/Seminar/quiz any one of three suitably planned to attain the COs and POs for **20 Marks (duration 01 hours)**

6. At the end of the 13<sup>th</sup> week of the semester

The sum of three tests, two assignments, and quiz/seminar/group discussion will be out of 100 marks and will be **scaled down to 50 marks**

(to have less stressed CIE, the portion of the syllabus should not be common /repeated for any of the methods of the CIE. Each method of CIE should have a different syllabus portion of the course).

**CIE methods /question paper is designed to attain the different levels of Bloom's taxonomy as per the outcome defined for the course.**

#### Semester End Examination:

Theory SEE will be conducted by University as per the scheduled timetable, with common question papers for the subject (**duration 03 hours**)

1. The question paper will have ten questions. Each question is set for 20 marks.
2. There will be 2 questions from each module. Each of the two questions under a module (with a maximum of 3 sub-questions), **should have a mix of topics** under that module.

The students have to answer 5 full questions, selecting one full question from each module.

#### Suggested Learning Resources:

##### Books

1. Microelectronic Circuits, Theory and Applications, Adel S Sedra, Kenneth C Smith, 6<sup>th</sup> Edition, Oxford, 2015. ISBN:978-0-19-808913-1
2. Op-Amps and Linear Integrated Circuits, Ramakant A Gayakwad, 4<sup>th</sup> Edition, Pearson Education, 2018. ISBN: 978-93-325-4991-3
3. Electronic Principles, Albert Malvino, David J Bates, 7<sup>th</sup> Edition, McGraw Hill Education (India) Private Limited, 2017, ISBN:978-0-07-063424-4

#### Web links and Video Lectures (e-Resources):

- Integrated Electronics: Analog and Digital Circuits and Systems, Jacob Millman, Christos C. Halkias, McGraw-Hill, 2015.
- Electronic Devices and Circuit, Boylestad & Nashelsky, Eleventh Edition, Pearson, January 2015.

A E C

21EC34

Module - 1

Subscribe EC ACADEMY on youtube

# Analog Electronics Circuits



①

→ Simple form of switch in electronics is a diode.


ON  $\Rightarrow$  Forward biased OFF  $\Rightarrow$  Reverse biased.

→ Advance version  $\Rightarrow$  transistor  $\rightarrow$  It is 3 terminal device.  $\rightarrow$  Emitter, Base, Collector  
 $\rightarrow$  used to amplify a weak signal  
 $\rightarrow$  two types  $\rightarrow$  NPN  $\rightarrow$  commonly used.  
 $\rightarrow$  PNP.

$v=iR$  two junctions.  $J_1$   $J_2$



$V_O > V_i \rightarrow$  Amplifiers.



$V_O = V_i$

BJT Bipolar Junction transistor.

two turn ON & OFF we can use diode itself that's why we will use (3) condition.

- Cut:
- ① RB RB  $\rightarrow V_O = 0 \rightarrow$  OFF region  $V_i > V_O$
  - ② RB FB  $\rightarrow$  Attenuation.
  - ③ FB RB  $\rightarrow V_O > V_i \rightarrow$  active Region
  - ④ FB FB  $\rightarrow V_O = V_i =$  Saturation Region (ON)


Transistor

	Area	doping
E	Large area	MODERATE
B	Small	HIGH
C	Large	LIGHTLY


Biassing  $\rightarrow$  appropriate voltage applied to device to turn ON.

[Ex: charging your mobile with 5V & 1A/2A current.]  
 $\rightarrow$  biassing voltage.


Biassing



in syllabus of VTU.



KVL  
 $V_{CC} - I_C R_C - V_{CE} = 0$   
 Case (i)  $I_C = I_{Cmax}$ ,  $V_{CE} = 0$   
 $V_{CC} - I_{Cmax} R_C = 0$   
 $I_{Cmax} = \frac{V_{CC}}{R_C}$



simple transistor circuit.


Case (ii)  $V_{CE} = V_{CEmax}$ ,  $I_C = 0$   
 $V_{CC} - V_{CEmax} = 0$   
 $V_{CEmax} = V_{CC}$

**Q-point** → center of load line.  
 operating point  
 at operating point  
 Transistor → Active region  
 → act as Amplifier.

→ Hence for biasing  $(\frac{I_{Cmax}}{2}, \frac{V_{CEmax}}{2})$   
 $(I_{CQ}, V_{CEQ})$

Voltage divider bias circuit


dividing voltage for biasing to establish a stable operating point.




$V_{R2} = \frac{R_2}{R_1 + R_2} V_{in}$   
 $V_{R1} = \frac{R_1}{R_1 + R_2} V_{in}$

if  $R_1 = R_2$  then  $V_{R1} = V_{R2} = \frac{V_{in}}{2}$

Thevenin's theorem




$V_{th} = \frac{R_2}{R_1 + R_2} V_{in}$



Step 2

$R_1 || R_2$       $R_{th} = \frac{R_1 R_2}{R_1 + R_2}$



$$I_2 = 10 I_B$$

Very imp for biasing.  
 $V_{BE} = 0.7$

Voltage divider circuit.

$$V_B = V_{BE} + V_E$$

$R_C \rightarrow$  o/p resistance.  
 $R_E \rightarrow$  Emitter Res.  $\rightarrow$  used for stability  
 $R_1 \& R_2 -$  Vtg divider bias resistors  
 $C_1 \& C_2 -$  Coupling capacitors  
 $V_{CE} -$  C to E Vtg  
 $V_E -$  Emitter vty  
 $V_{BE} -$  B to E Vtg = 0.7  
 $V_B -$  Base Vtg  
 $I_C -$  Collector current  $\rightarrow$  o/p current  
 $I_E -$  Emitter current  $\rightarrow$   
 $I_B -$  Base current  $\rightarrow$  i/p current

Current gain = o/p current / i/p current

$$= \frac{I_C}{I_B} = \beta$$

\*\* important.


$$I_E = I_C + I_B$$

$$** I_C = \beta I_B$$

$$I_E = \beta I_B + I_B$$

$$I_E = I_B (\beta + 1)$$

Formulas for very important transistors.



$$V_{th} = \frac{R_2}{R_1 + R_2} V_{cc}$$

$$R_{th} = R_1 || R_2 = \frac{R_1 R_2}{R_1 + R_2}$$


Apply KVL for i/p side

$$V_{th} - I_B R_{th} - V_{BE} - I_E R_E = 0$$

$$\therefore I_E = I_B (1 + \beta)$$


$$V_{th} - I_B R_{th} - V_{BE} - I_B (1 + \beta) R_E = 0$$

$$V_{th} - V_{BE} - I_B [R_{th} + (1 + \beta) R_E] = 0$$



$$I_B = \frac{V_{th} - V_{BE}}{R_{th} + (1 + \beta) R_E}$$

$$I_E = \frac{V_{th} - V_{BE}}{R_E + \frac{R_{th}}{1 + \beta}}$$



Apply KVL to o/p side,

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

to find operating point. find  $I_C$  &  $V_{CE}$

$$I_C = \frac{V_{CC} - V_{CE} - I_E R_E}{R_C}$$

→ o/p current

Voltage divider current =  $0.1 I_E$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$

→ o/p Vtg

Also, to make  $I_E$  insensitive to temp &  $\beta$  variations,

$$V_{Th} \gg V_{BE} \text{ and } R_E \gg \frac{R_B}{1+\beta}$$

→ Also to provide large vtg swing  $V_{CE} = I_C R_C = \frac{1}{3} V_{CC}$

Problem

Design a Vtg divider biasing for the BJT with  $V_{CC} = +12V$ ,  $I_E = 1mA$ ,  $\beta = 100$ .

$$V_B = \frac{1}{3} V_{CC} = \frac{1}{3} \times 12 \Rightarrow V_B = 4V$$

$$V_B = V_{BE} + V_E \Rightarrow V_E = V_B - V_{BE} = 4 - 0.7 \Rightarrow V_E = 3.3V$$

$$R_E = \frac{V_E}{I_E} = \frac{3.3}{1mA} \Rightarrow R_E = 3.3K\Omega$$

$$\text{Voltage divider current} = 0.1 I_E = 0.1 \times 1mA = 0.1mA$$

$$R_1 + R_2 = \frac{12}{0.1mA} = 120K\Omega$$

$$R_{Th} = \frac{R_1 R_2}{R_1 + R_2} = \frac{80K \times 40K}{80K + 40K} = 26.67K\Omega$$

$$V_{Th} = \frac{R_2}{R_1 + R_2} V_{CC} \Rightarrow 4 = \frac{R_2}{120K} \times 12 \Rightarrow 4 = \frac{R_2}{10} \times 12$$

$$R_1 + 40K = 120K \Rightarrow R_1 = 80K\Omega \Rightarrow R_2 = 40K\Omega$$

$$I_E = \frac{V_{Th} - V_{BE}}{R_E + \frac{R_{Th}}{1+\beta}} = \frac{4 - 0.7}{3.3K + \frac{26.67}{101}} = 0.99 \times 10^{-3} A$$


$$I_E \approx 1mA$$

$$\alpha = \frac{\beta}{\beta - 1} \Rightarrow \alpha = \frac{100}{100 - 1}$$

$$R_C \approx \frac{V_{CC} - V_C}{I_C} \quad I_C R_C = \frac{1}{3} V_{CC} \Rightarrow R_C = \frac{4}{1mA} \Rightarrow R_C = 4K\Omega \quad I_C = 0.99 I_E \Rightarrow I_C = 0.99mA \approx 1mA$$



Problem: (2) Calculate  $V_{CE}$  &  $I_C$  for below circuit.



$$I_B = \frac{V_{th} - V_{BE}}{R_B + (1 + \beta)R_E}$$

$$V_{th} = \frac{R_2}{R_1 + R_2} \cdot V_{CC} = \frac{5k}{10k + 5k} \times 10$$

$$I_B = \frac{3.33 - 0.7}{3.33k + (101)500}$$

$$V_{th} = 3.33V$$

$$R_B = R_{th} = \frac{R_1 R_2}{R_1 + R_2} = \frac{5 \times 10}{5 + 10}$$

$$I_B = 48.86 \mu A$$


$$R_B = R_{th} = 3.33 k\Omega$$

$$I_C = \beta I_B = 100 \times 48.86 \mu A = 4.886 mA$$

$$I_E = (1 + \beta) I_B = 101 \times 48.86 \mu A \Rightarrow I_E = 4.936 mA$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E = 10 - 4.886 \times 10^{-3} \times 1 \times 10^3 - 4.936 \times 10^{-3} \times 500$$

$$V_{CE} = 2.64V$$



(3) Design a V<sub>th</sub> divider bias using supply of 24V,  $\beta = 110$ ;

$$I_C = 4mA, V_{CEQ} = 8V, V_E = \frac{V_{CC}}{8}$$

(1) Find currents.

(2) Find  $V_{BE}$  &  $V_{CE}$

$$V_{BE} = 0.7V, V_{CE} = 8V, V_{CC} = 24V$$

$$I_C = 4mA$$

$$V_E = \frac{24}{8} \Rightarrow V_E = 3V$$

$$I_B = \frac{I_C}{\beta} = \frac{4m}{110} \Rightarrow I_B = 36.36 \mu A$$

$$V_B = V_{BE} + V_E = 0.7 + 3V \Rightarrow V_B = 3.7V$$

$$I_E = (1 + \beta) I_B = (111) 36.36 \mu A$$

(3) Find Resistance

$$I_E = 4.036 mA$$

$$R_E = \frac{V_E}{I_E} = \frac{3}{4.036m} \Rightarrow R_E = 743.2 \Omega$$

$$I_2 = 10 I_B = 10 \times 36.36 \mu A$$

$$R_C = \frac{24 - 8 - 3}{4m} \Rightarrow R_C = 825 \Omega$$

$$I_2 = 360.36 \mu A$$

$$R_1 = \frac{24 - 3.7}{39 \mu A} \Rightarrow R_1 = 50.785 \Omega$$

$$I_1 = I_2 + I_B = 360.36 + 36.36 = 396 \mu A$$


$$R_2 = \frac{3.7}{360.36 \mu A} \Rightarrow R_2 = 10.476 k\Omega$$

# Voltage divider bias

(5-1)

## Problems :

- ① For the circuit shown in figure,  $\beta = 100$  for silicon transistor. Calculate  $V_{CE}$  and  $I_C$



$$V_{Th} = \frac{R_2}{R_1 + R_2} V_{CC} = \frac{5 \times 10^3}{10 \times 10^3 + 5 \times 10^3}$$

$$V_{Th} = 3.33 \text{ V}$$

$$R_{Th} = R_B = \frac{R_1 R_2}{R_1 + R_2} = \frac{10 \times 5}{10 + 5}$$

$$R_{Th} = 3.33 \text{ k}\Omega$$

$$I_B = \frac{V_{Th} - V_{BE}}{R_B + (1 + \beta) R_E} = \frac{3.33 - 0.7}{3.3 \text{ k} + (101) 500}$$

$$I_B = 48.86 \mu\text{A}$$

$$I_C = \beta I_B \Rightarrow I_C = 100 \times 48.86 \mu\text{A} \Rightarrow I_C = 4.886 \text{ mA}$$

$$I_E = I_C \Rightarrow I_E = 4.886 \text{ mA} \quad I_E = (\beta + 1) I_B = 101 \times 48.86 \mu\text{A}$$

$$I_E = 4.934 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$

$$V_{CE} = 10 - (4.886 \text{ mA} \times 1 \text{ k}) - [4.935 \text{ mA} \times 500]$$

$$V_{CE} = 2.6465 \text{ V}$$

② Design a voltage divider bias n/w using a supply of 24V,  $\beta = 110$  and  $I_{CQ} = 4\text{mA}$ ,  $V_{CEQ} = 8\text{V}$ ,  $V_E = V_{CC}/8$ .

Soln:- Given  $I_{CQ} = 4\text{mA}$ ,  $V_{CEQ} = 8\text{V}$ ,  $V_E = V_{CC}/8 = 3\text{V}$ ,  
 $V_{CC} = 24\text{V}$ ,  $\beta = 110$ .

Step 1:- Obtain  $I_B$ ,  $I_E$  &  $V_E$

$$I_B = \frac{I_{CQ}}{\beta} = \frac{4\text{mA}}{110} = 36.36\mu\text{A}$$

$$\because I_C = \beta I_B$$

$$I_E = I_B + I_C = 36.36\mu\text{A} + 4\text{mA} = 4.0363\text{mA}$$

$$V_E = \frac{V_{CC}}{8} = \frac{24}{8} = 3\text{V}$$

If  $V_E$  is not given, then  
 $V_B = V_{BE} + V_E$   
 $\Rightarrow V_E = V_B - V_{BE}$   
 $V_B = V_{th} = V_3 V_{CC}$  \*

Step 2:- Obtain  $R_E$  &  $R_C$

$$R_E = \frac{V_E}{I_E} = \frac{3}{4.0363\text{mA}} \Rightarrow R_E = 743.24\Omega$$

$$V_{CC} - I_C R_C - V_{CE} - V_E = 0$$

$$R_C = \frac{V_{CC} - V_{CE} - V_E}{I_C} = \frac{24 - 8 - 3}{4\text{mA}} \Rightarrow$$

$$R_C = 3.25\text{K}\Omega$$

Step 3:- Obtain  $R_1$  &  $R_2$

$$V_B = V_E + V_{BE} = 3 + 0.7$$

$$V_B = 3.7\text{V}$$

$$I_2 = 10 I_B = 10 \times 36.36 \mu A$$



$$I_2 = \underline{\underline{363.6 \mu A}}$$

$$R_2 = \frac{V_B}{I_2} = \frac{3.7}{363.6 \mu A}$$

$$R_2 = \underline{\underline{10.176 \text{ k}\Omega}}$$

$$R_1 = \frac{V_{CC} - V_B}{I_2 + I_B} = \frac{24 - 3.7}{(363.6 \mu A + 36.36 \mu A)}$$

$$R_1 = \underline{\underline{50.755 \text{ k}\Omega}}$$



③ Design a Vtg divider biasing for the BJT specifications with  $V_{CC} = 12V$ ,  $I_E = 1mA$  &  $\beta = 100$ .

Soln:-

$$R_E = \frac{V_E}{I_E}$$

$$R_E = \frac{3.3V}{1mA}$$

$$R_E = 3.3K\Omega$$

$$V_B = V_{BE} + V_E$$

$$V_E = V_B - V_{BE}$$

$$V_E = 4V - 0.7V$$

$$V_E = 3.3V$$

$$V_B = V_{Th} = \frac{1}{3} V_{CC}$$

$$V_B = \frac{1}{3} \times 12$$

$$V_B = 4V$$

\*\* Voltage divider current =  $0.1 I_E$  \*\* =  $0.1 \times 1mA = 0.1mA$

$$R_1 + R_2 = \frac{12}{0.1mA} \Rightarrow R_1 + R_2 = 120K\Omega$$

$$V_{Th} = \frac{R_2}{R_1 + R_2} V_{CC} \Rightarrow 4 = \frac{R_2}{120K} \times 12 \Rightarrow 4 = \frac{R_2}{10} \times 12$$

$$R_2 = 40K$$

$$R_1 + R_2 = 120K \Rightarrow R_1 + 40K = 120K$$

$$R_1 = 80K$$


$$I_E = (\beta + 1) I_B \Rightarrow I_B = \frac{I_E}{\beta + 1} = \frac{1mA}{101} \Rightarrow I_B = 9.9\mu A$$

$$I_C = \beta I_B \Rightarrow I_C = 100 \times 9.9\mu A \Rightarrow I_C = 0.99mA$$

$$I_C R_C = \frac{1}{3} V_{CC} \Rightarrow 0.99mA R_C = 4$$


$$\Rightarrow R_C = 4K\Omega$$

# Biasing using Collector to Base feedback



- $R_C \rightarrow$  Collector Res. / O/P Resistance
- $R_B \rightarrow$  Feedback Res / Biasing Res.
- $C_1, C_2 \rightarrow$  Coupling Capacitor
- $I_B \rightarrow$  Base current
- $I_C \rightarrow$  Collector current
- $I_B + I_C \rightarrow$  Current through  $R_C$ .
- $V_{CC} \rightarrow$  Power supply
- $V_{CE} \rightarrow$  C to E Vtg
- $V_{BE} \rightarrow 0.7$  B to E Vtg
- $V_B \rightarrow$  base Vtg

## I/P Side




KVV,

$$V_{CC} - [I_B + I_C (R_C)] - I_B R_B - V_{BE} = 0$$

$$V_{CC} - I_B (1 + \beta R_C) - I_B R_B - V_{BE} = 0 \quad \therefore I_C = \beta I_B$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta) R_C} \rightarrow (1)$$

## O/P Side



KVL,  $I_B (1 + \beta R_C)$

$$V_{CC} - (I_B + I_C) R_C - V_{CE} = 0 \rightarrow (2)$$

$$(1) \Rightarrow V_{CE} = V_{CC} - I_B (1 + \beta) R_C \rightarrow (3)$$


$$(2) \Rightarrow V_{CC} - \left( \frac{I_C}{\beta} + I_C \right) R_C - V_{CE} = 0$$

$$I_C = \frac{V_{CC} - V_{CE}}{(1 + 1/\beta) R_C} \rightarrow (4)$$

$$\beta = \frac{I_C}{I_B} \Rightarrow I_B = \frac{I_C}{\beta}$$

Problem

1 Calculate Q point  $I_C$  &  $V_{CE}$ .



$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (1 + \beta)R_C} = \frac{12 - 0.7}{100k + (101)10k}$$

$$I_B = 10.18 \mu A$$

$$I_C = \beta I_B \Rightarrow 100 \times 10.18 \mu A$$

$$I_C = 1.018 mA$$

$$V_{CE} = V_{CC} - I_C (1 + \beta) R_C$$

$$= 12 - 10.18 \times 10^{-6} \times (101) 10 \times 10^3$$

$$V_{CE} = 1.7182 V$$

Q point is at  $(1.018 mA, 1.7182 V)$

2 Design a Collector to base bias circuit for the  $V_{CC} = 15V, V_{CE} = 5V, I_C = 5mA, \beta = 100$ .

To Find the currents

$$I_C = 5 mA$$

$$I_B = \frac{I_C}{\beta} = \frac{5m}{100} \Rightarrow I_B = 50 \mu A$$

$$I_E = I_B + I_C = 50 \mu + 5m$$

~~$I_B = I_C$~~

To Find the  $V_{R_{C}}$

- $V_{CC} = 15V$
- $V_{BE} = 0.7V$
- $V_{CE} = 5V$
- $V_B =$


To Find Resistance

$$R_C = \frac{V_{CC} - V_{CE}}{I_B + I_C} = \frac{15 - 5}{50 \mu + 5m}$$

$$R_C = 1.98 K \Omega$$

$$R_B = \frac{V_{CE} - V_{BE}}{I_B} = \frac{5 - 0.7}{50 \mu}$$

$$R_B = 86. K \Omega$$




# Small signal model (BJT)

→ To operate transistor in active region, it should be biased in active mode;  $J_{EB} \rightarrow FB$  &  $J_{CB} \rightarrow RB$

→ We will apply both ac & dc signal & small variation occurs in the model.

→ Aim is to find ac current & ac voltage. ac → Small Letters, dc → Capital Letters.



## 3 types of voltage

$v_{be} \rightarrow$  ac signal

$V_{BE} \rightarrow$  DC signal

$V_{BE} \rightarrow$  total signal = ac + dc

Total signal = ac + dc

$$V_{BE} = v_{be} + V_{BE} \rightarrow \textcircled{1}$$

## 3 types of current

$I_C \rightarrow$  dc signal (current)

$i_c \rightarrow$  ac current

$i_C \rightarrow$  Total current

$$i_C = i_c + I_C \rightarrow \textcircled{2}$$

Total current

from current eqn:  $I = I_s (e^{V/V_T}) \rightarrow$

$$I_C = I_s (e^{V_{BE}/V_T}) \rightarrow \textcircled{3}$$

$I_s \rightarrow$  Secondary current

$V_{BE} \rightarrow$  dc  $V_{Tq}$

$V_T \rightarrow$  Thermal  $V_{Tq}$

$V_T = 0.026 \text{ mV}$

$I_C \rightarrow$  Collector current



Total current  $i_C = I_S (e^{V_{BE}/V_T}) \rightarrow (4)$  (a)

$$i_C = I_S (e^{(V_{be} + V_{BE})/V_T})$$

put eqn (1) in (4)

$$\therefore e^{a+b} = e^a + e^b$$

$$i_C = \underbrace{I_S}_{\text{small dc current}} (e^{V_{be}/V_T}) \cdot \underbrace{e^{V_{BE}/V_T}}_{\text{small dc current}} \rightarrow (5)$$

$$i_C = I_C e^{V_{be}/V_T}$$

$$e^{a/b} = \dots (1 + \frac{a}{b})$$

$$i_C = I_C (1 + \frac{V_{be}}{V_T})$$

$$i_C = I_C (1 + \frac{V_{be}}{V_T})$$

total current =  $I_C$  (DC) using eqn (2)

$$i_C = I_C + I_C \frac{V_{be}}{V_T}$$

total current = DC signal using eqn (2) + AC component (signal)

AC signal: (current)  $i_C = I_C \frac{V_{be}}{V_T} \rightarrow (7)$

Collector current  
 $i_c$

$$i_c = I_C \cdot \frac{V_{be}}{V_T}$$

$\frac{I_C}{V_T} = \text{trans conductance} = g_m$

o/p/i/p  $\Rightarrow$  trans  
I/v  $\Rightarrow$  conductance  
(inverse of resistance)

Resistance in  
Collector

$$r_c = \frac{1}{g_m}$$

also  $i_c = g_m \cdot V_{be}$

Base current  
 $i_b$

Convert  $i_c$  to  $i_b$

$$i_b = \frac{i_c}{\beta}$$

$$i_b = \frac{I_C}{\beta} \cdot \frac{V_{be}}{V_T}$$

$$i_b = g_m \cdot \frac{V_{be}}{\beta}$$

Resistance in  
Base

$$r_b = r_{\pi} = \frac{\beta}{g_m}$$

also  $i_b = \frac{1}{r_{\pi}} \cdot V_{be}$

Emitter current  
 $i_e$

Convert  $i_c$  to  $i_e$

$$i_e = i_c + i_b$$

$$i_e = i_c (1 + \frac{1}{\beta})$$

$$i_e = \left( \frac{I_C}{\beta} \cdot \frac{V_{be}}{V_T} \right) (1 + \frac{1}{\beta})$$

$$i_e = g_m \cdot V_{be} (1 + \frac{1}{\beta})$$

Resistance in  
Emitter

$$r_e = \frac{1}{g_m (1 + \frac{1}{\beta})}$$

also  $i_e = \frac{1}{r_e} \cdot V_{be}$

Subscribe EC ACADEMY on YouTube

Base current & i/p resistance: ( $i_b, r_\pi$ ) (ii)

$$I_B = \frac{I_C}{\beta} \rightarrow (1)$$

$$V_{be} = I_C + \frac{I_C}{\beta} V_{be} \rightarrow (2)$$

using (2) in (1)

$$(1) \Rightarrow i_b = \frac{I_C}{\beta} + \frac{I_C}{\beta} \cdot \frac{V_{be}}{V_T} \rightarrow (3)$$

$$i_b = I_B + i_b \rightarrow (4)$$

$$i_b = \frac{I_C}{\beta} + \frac{I_C}{\beta} \frac{V_{be}}{V_T}$$

Compare (3) & (4)

$$\therefore i_b = \frac{g_m}{\beta} \cdot V_{be}$$

$$r_\pi = \frac{V_{be}}{i_b} = \frac{\beta}{g_m}$$

from above eqn

Alternatively,

$$r_\pi = \frac{\beta}{I_C / V_T} \Rightarrow r_\pi = \frac{\beta V_T}{I_C}$$

$$r_\pi = \frac{V_T}{I_B}$$

Emitter current & i/p resistance: ( $i_e, r_e$ )  $\alpha \approx 0.99$

$$i_e = \frac{i_c}{\alpha} = \frac{I_C + I_C}{\alpha}$$

$$= \frac{1}{\alpha} \left[ I_C + \frac{I_C}{\beta} V_{be} \right]$$

$$i_e = \frac{I_C}{\alpha} + \frac{I_C}{\alpha \beta} V_{be} \rightarrow (1)$$

$\alpha I_E = I_C$   
 $\alpha \approx 0.995$   
 $\alpha \approx 1$   
 Current gain factor  
 (ii) current multiplication factor from C to E

Watermark

$$i_E = I_E + i_e \rightarrow (2)$$

Comparing eqn (1) & (2)

$$I_E = I_C / \alpha \rightarrow (3)$$

$$i_e = \frac{I_C}{\alpha V_T} V_{be} = \frac{g_m}{\alpha} V_{be}$$

$$r_e = \frac{V_{be}}{i_e} = \frac{\alpha V_T}{I_C} = \frac{\alpha}{g_m} \quad \alpha \approx 1$$

$$r_e = \frac{1}{g_m}$$

Relation b/w  $r_\pi$  &  $r_e$

$$r_\pi = \frac{V_{be}}{i_b} \quad r_e = \frac{V_{be}}{i_e}$$

$$V_{be} = r_\pi \cdot i_b = i_e r_e$$

$$r_\pi = \frac{i_e}{i_b} r_e \Rightarrow r_\pi = (1 + \beta) r_e$$

Voltage Gain :  $Gain = \frac{O/P^{avg}}{I/P^{avg}}$

$A_v = \frac{V_{out}}{V_{in}} = \frac{V_c}{V_{be}}$

→ The total collector voltage  $V_c = V_{cc} - I_c R_c$

∴  $V_c = V_{cc} - (I_c + i_c) R_c$   
 $= V_{cc} - I_c R_c - i_c R_c$   
 $V_c = (V_{cc} - I_c R_c) - i_c R_c$


$V_c = V_c - i_c R_c \rightarrow 0$       $V_c \rightarrow$  the dc bias  $V_{dc}$  at Collector  
 $V_{dc} = V_c - V_c \rightarrow 0$   
 compare eqn ① & ②  
 $V_c = -i_c R_c$

$V_c = -g_m V_{be} R_c$

$V_c = (-g_m R_c) V_{be}$

∴  $V_{dc}$  gain  $A_v = \frac{V_c}{V_{be}} = -g_m R_c$

∴  $A_v = \frac{I_c R_c}{V_T}$



Problem :- ① For CE amplifier circuit,  $I_c = 1\text{mA}$ ,  $V_{cc} = 15\text{V}$ ,  $R_c = 10\text{k}\Omega$  &  $\beta = 100$ . Find the  $V_{dc}$  gain,  $V_c/V_{be}$  if  $V_{be} = 0.005 \sin \omega t$  Volt, find  $V_c(t)$  &  $I_B(t)$

Soln :-  $A_v = \frac{I_c R_c}{V_T} = \frac{1 \times 10^{-3} \times 10 \times 10^3}{26 \text{ mV}} = -384.6$

$V_c(t) = A_v \times V_{be} = -384.6 \times 0.005 \sin \omega t$   
 $= -1.923 \sin \omega t$

$V_c = V_{cc} - I_c R_c$

$I_B(t) = I_B + i_b$


$= \frac{I_c}{\beta} + \frac{I_c V_{be}}{\beta V_T} = \frac{1 \times 10^{-3}}{100} + \frac{1 \times 10^{-3} \times 0.005 \sin \omega t}{100 \times 0.026}$

$I_B = 10 + 1.923 \sin \omega t \mu\text{A}$

Watermarkly

# Separating the Signal and the DC Quantities: (13)

→ Let us Consider CE Amplifier Ckt. → Amplifier has two components




Why to separate signal?  
→ To Analyze amplifier Ckt we need to separate ac & dc components.

- (i) dc component → const over time
- (ii) ac component → varies w.r.t time (Signal component)

Ex:-  $V_{BE} = V_{BE} + v_{be}$   
(dc) (ac)

$I_C = I_C + i_c$   
(dc) (ac)




CE circuit with ac source eliminated

→ DC components can be determined by making AC signal as zero.

→ AC components can be determined by eliminating dc components.

$V_{BE}$  &  $V_{CC}$  → are eliminated.  
 $i_b, i_{ce}$  → determines operating point.



CE circuit with dc source eliminated.

→ by considering ac signal in amplifier  
→ we will get to know all the ac signal & component are present.



→ replace dc v<sub>tes</sub> with short circuit ( $V_{BE}$  &  $V_{CC}$ )

→ DC current source should be replaced with open circuit.

This is not a total amplifier ckt, it is just a portion of amplifier ckt

→ Fig shows the expression for current  $i_b, i_{ce}$  obtained for small signal  $v_{be}$  applied.

# The Hybrid- $\pi$ Model:



depends on  $V_{be}$   
dependent current source

Hybrid  $\pi$  model for small signal operation of BJT

→ Current source ( $i_c$ ) is controlled by i/p  $V_{be}$

→ That's why it is known as "Voltage Controlled Current Source"

→ It is known as transconductance Amplifier.

From model,

$$i_c = g_m V_{be} \text{ \& } i_b = V_{be} / r_{\pi}$$

$$\therefore i_e = i_b + i_c$$

$$= \frac{V_{be}}{r_{\pi}} + g_m V_{be}$$

$$= \frac{V_{be}}{r_{\pi}} (1 + g_m r_{\pi})$$

$$\therefore r_{\pi} = \frac{\beta}{g_m}$$

$$\Rightarrow \beta = r_{\pi} g_m$$

$$\therefore i_e = \frac{V_{be}}{r_{\pi}} (1 + \beta) = \frac{V_{be}}{r_{\pi} / (1 + \beta)}$$


$$i_e = \frac{V_{be}}{r_e}$$

→ Different equivalent circuit model can be

obtained by expressing current of source  $g_m V_{be}$  in terms of  $i_b$

$$g_m V_{be} = g_m (i_b r_{\pi}) = (g_m r_{\pi}) i_b$$


$$\boxed{g_m V_{be} = \beta i_b}$$



→ Current source ( $i_c$ ) is controlled by i/p current ( $i_b$ )

→ Hence it is current controlled current source

# The $T$ equivalent circuit Model: [BJT]



$$g_m = I_c / V_T$$

$$r_e = \frac{V_T}{I_E} = \frac{\alpha}{g_m}$$

$$\alpha = g_m r_e$$

→ hybrid  $\pi$  model can be used to carry out small signal analysis of all transistor circuits

→ An alternative model can also be used, which is "the  $T$  model" as shown in figure.

① Voltage Controlled current source

$$i_b = \frac{v_{be}}{r_e} - g_m v_{be}$$

$$= \frac{v_{be}}{r_e} (1 - g_m r_e)$$


$$= \frac{v_{be}}{r_e} (1 - \alpha) \quad \because \alpha = \frac{\beta}{\beta + 1}$$

$$\therefore i_b = \frac{v_{be}}{r_e} \left(1 - \frac{\beta}{\beta + 1}\right) = \frac{v_{be}}{r_e} \left(\frac{\beta + 1 - \beta}{\beta + 1}\right)$$

$$i_b = \frac{v_{be}}{(\beta + 1)r_e} \Rightarrow \boxed{i_b = \frac{v_{be}}{r_\pi}} \quad \because (\beta + 1)r_e = r_\pi$$

→ for current controlled current source.

$$g_m v_{be} = g_m (i_e r_e) = \underbrace{(g_m r_e)}_{\alpha} i_e \Rightarrow \boxed{g_m v_{be} = \alpha i_e}$$




②

Current Controlled current source




# Biasing in MOS Amplifier Circuit:- Introduction:



- MOSFET → used as an Amplifier
- Biasing is important for Amplifier
- Biasing is used to set the Q-Point.
- Q-Point decides how MOSFET will work as Amplifier.

## ① Biasing by Fixing $V_{GS}$ :

→ Simple approach to bias a MOSFET.



→  $V_{GS}$  is fixed so that we can get required amount of drain current.

→  $V_{GS}$  is increased until required amount of  $I_D$  is obtained, once  $I_D$  is sufficient then  $V_{GS}$  is maintained constant (Fixed).

→ This can be achieved by using suitable  $V_{th}$  divider circuit

→ Drain current 
$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th})^2$$

$I_D$  → Drain current

$C_{ox}$  → Oxide Capacitance


$V_{GS}$  →  $V_{th}$  b/w Gate & Source

$V_{th}$  → threshold  $V_{th}$

$W/L$  → transistor aspect ratio (width & length)


$$I_D = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_T)^2$$

→ If we have two MOSFETs,  $V_T$ ,  $W/L$  &  $C_{ox}$  will be different for two MOSFETs.



- For two different MOSFETs if we apply same  $V_{GS}$  we will get two different Drain currents
- two MOSFETs will not have same electrical parameters
- Q-point is not stable. → This method will not be used.

(b) Biasing by Fixing  $V_G$ :



i/p side :- KVL  
 $+V_G - V_{GS} - I_D R_S = 0$

$$V_G = V_{GS} + I_D R_S \rightarrow \text{①}$$

→  $V_G \rightarrow$  constant. (Fixed)

If  $I_D$  increase due to temp change then  $V_{GS}$  should decrease.

→ If  $V_{GS}$  decreases, then i/p decreases, then drain current will also decrease.



→  $R_S$  is the resistance that employs negative FB. That's why it is known as Degenerative Resistance

$V_G = V_{GS} + I_D R_S$  → here  $I_D$  will be determined by values of  $V_G$  &  $R_S$ .  
 (i)  $V_G \gg V_{GS}$  → drop  $V_{GS}$  → negligible. →  $I_D$  is maintained

then, 
$$I_D = \frac{V_G}{R_S}$$

(ii)  $V_G$  not greater than  $V_{GS}$ .


then, drop  $V_{GS}$  is not negligible → then  $R_S$  provides negative feedback → which stabilizes the value of  $I_D$ .



(a) using single power supply

(b) using dual power supply

→ Above fig. shows the practical implementation of biasing of MOSFET by fixing  $V_G$  using single power supply and dual power supply.



(c) Coupling of signal source to the amplifiers.

- fig (c) shows how to connect signal source to the gate through a coupling capacitor
- here  $C_{c1}$  blocks dc & allows the signal  $V_{sig}$  to gate (amplifier i/p) without affecting biasing point.
- $C_{c2}$  blocks all dc & allow o/p signal to couple with other circuits.
- $C_{c1}$  should be large so that it acts as short circuit to all desired frequencies
- The value of  $R_D$  should be large enough to provide sufficient  $V_{GS}$  gain.

Problems on Small signal model.

① Find the value of  $g_m$ ,  $r_e$  &  $r_{\pi}$  at the bias point of  $\beta = 100$  &  $I_C = 1\text{mA}$ .


Soln:

$$g_m = \frac{I_C}{V_T} = \frac{1\text{mA}}{26\text{mV}} = \underline{\underline{38.46\text{mA/V}}}$$

$$r_e = \frac{1}{g_m (1 + \frac{1}{\beta})} = \frac{\beta}{g_m} \cdot \frac{1}{1 + \beta} = \frac{100}{38.46\text{m}} \times \frac{1}{1 + 100}$$

$$\underline{\underline{r_e = 25.74\Omega}}$$


$$r_{\pi} = \frac{\beta}{g_m} = \frac{100}{38.46\text{m}} = \underline{\underline{2.6\text{K}\Omega}}$$

Biasing of MOSFET :  Two parameters  $(V_{GS}, I_D)$  @-points.

- Gate biasing
- Source biasing
- Voltage divider bias
- Feedback bias.

① Voltage divider bias MOSFET

or Biasing by Fixing  $V_G$



Things to remember.

- ①  $R_D \rightarrow$  o/p resistance/drain res.
- $R_S \rightarrow$  source biasing res.
- $R_1 \& R_2 \rightarrow$   $V_{TG}$  divider bias res.
- $C_1 \& C_2 \rightarrow$  Coupling Capacitor
- $I_D \rightarrow$  Drain Current

$$I_D = K (V_{GS} - V_{th})^2$$

$$K \rightarrow \text{const } K = \frac{1}{2} \mu_n \frac{W}{L} C_{ox}$$

$V_{GS} \rightarrow$  G to S  $V_{TG}$

$V_{th} \rightarrow$  threshold  $V_{TG}$

$> V_{th} \rightarrow$  mosfet will turn ON  
 $< V_{th} \rightarrow$  mosfet will be OFF.

$I_G \rightarrow 0 \rightarrow$  Gate Current. (theoretically)


$I_D = I_G + I_S \Rightarrow I_D = I_S \rightarrow$  Source Current.

$I_1$  &  $I_2 \rightarrow$  Biasing current very very small (zero)


$V_{DD}$  - power supply

$V_{DS}$  - D to S  $V_{tq} \rightarrow$  o/p  $V_{tq}$

$V_{GS}$  - i/p  $V_{tq}$




Step 1 i/p Circuit.



$V_{th} = V_G = \frac{R_2}{R_1 + R_2} V_{DD}$

$R_G = R_{th} = \frac{R_1 R_2}{R_1 + R_2}$



Step 2 Apply KVL to i/p

$V_G - I_G R_G - V_{GS} - I_D R_S = 0$   
Ignore  $\because I_G = 0$

$V_G - V_{GS} - V_S = 0 \rightarrow \textcircled{1} \Rightarrow V_{GS} = V_G + V_S$

Step 3 Apply KVL to o/p.

$V_{DD} - I_D R_D - V_{DS} - I_D R_S = 0$


$V_{DD} - V_{DS} - I_D (R_D + R_S) = 0$

$$I_D = \frac{V_{DD} - V_{DS}}{R_D + R_S}$$

$$V_{DS} = V_{DD} - I_D (R_D + R_S)$$

Problems:-

① Design the circuit shown in figure to establish,  $I_D = 0.5 \text{ mA}$ .  
 MOSFET Parameters are  $V_{Tn} = 1 \text{ V}$ ,  $k_n' W/L = 1 \text{ mA/V}^2$  &  $\lambda = 0$



$$I_D = K (V_{GS} - V_{Tn})^2$$

$K = \frac{k_n' W/L}{2} = \frac{1}{2} \times 1 \text{ mA}$

$$0.5 \text{ mA} = \frac{1}{2} \times 1 \text{ mA} (V_{GS} - 1)^2$$

$$V_{GS} = 2 \text{ V}$$

$$V_G - V_{GS} - V_S = 0$$

$$V_G = V_{GS} + V_S = 2 + 5 \Rightarrow V_G = 7 \text{ V}$$

Step ② :- find resistance.

RD :-  $R_D = \frac{V_{DD} - V_{DS}}{I_D} = \frac{15 - 10}{0.5 \text{ mA}}$

$$R_D = 10 \text{ K}\Omega$$

RS :-  $R_S = \frac{V_S - 0}{I_D} = \frac{5 - 0}{0.5 \text{ mA}}$

$$R_S = 10 \text{ K}\Omega$$

RG1 & RG2 :-

$$R_{G1} = \frac{V_{DD} - V_G}{I_1}$$

$$R_{G1} = \frac{15 - 7}{1.14 \text{ mA}}$$

$$R_{G1} = 8 \text{ M}\Omega$$

$$I_1 = I_2 + I_G$$

$$I_1 = 1.14 \text{ mA}$$

$$I_2 = 10 I_G$$


$$I_2 = 10 \times 0.14 \text{ mA}$$

$$I_2 = 1.4 \text{ mA}$$

Remember  
 $I_D = I_S$   
 $I_G = 0$ , consider  $I_G = 0.1 \text{ mA}$

Step ① :- find Resistors Voltagess.

$V_{DS}$   $V_S$   $V_{DD}$   $V_G$   $V_{GS}$   
 to find use thumb rule  
 15V (given)



$$V_S = 5 \text{ V}$$


$$V_{DS} = V_D + V_S = 5 \text{ V} + 5 \text{ V}$$

$$V_{DS} = 10 \text{ V}$$

$$R_{G2} = \frac{V_G - 0}{I_2} = \frac{7}{1.4} = 5 \text{ M}\Omega$$


Q1 (i) Design the CKT as shown where  $I_D = 0.5 \text{ mA}$ ,  $V_t = 1 \text{ V}$ ,  $K_n' W/L = 1 \text{ mA/V}^2$  and  $\lambda = 0$

(ii) Use standard resistor values & give the resulting values of  $I_D$ ,  $V_D$ ,  $V_G$  &  $V_S$ .



Step 1:- find voltages.

$V_{DS}$ ,  $V_S$ ,  $V_{DD}$ ,  $V_G$ ,  $V_{GS}$ .  
 ↓                      ↓  
 Thumb rule.        5V.



$S/3 = 1.66$

$V_G = 1.66 \text{ V}$

$V_{DS} = V_D + V_S = 3.32 \text{ V}$


③ For designed circuit in example ① when MOSFET is replaced with another having  $V_t = 1.5V$ , what will be the new value of  $I_D$ . ①

$$I_D = \frac{1}{2} \times K_n' (W/L) (V_{GS} - V_{th})^2$$

$$I_D = \frac{1}{2} \times 1 \times 10^{-3} (2 - 1.5)^2$$

$$I_D = \underline{\underline{0.125 \text{ mA}}}$$

Biasing by Drain to gate Feedback Resistor:



i/p side:-

$$V_{DD} - I_D R_D - I_G R_G - V_{GS} = 0$$

↑ Ignore ∵  $I_G = 0$

$$\boxed{V_{GS} = V_{DD} - I_D R_D} \rightarrow \textcircled{1}$$

o/p side:-

$$V_{DD} - I_D R_D - V_{DS} = 0$$


$$I_D R_D = V_{DD} - V_{DS}$$

$$\boxed{I_D = \frac{V_{DD} - V_{DS}}{R_D}} \rightarrow \textcircled{2}$$

$$\boxed{V_{DS} = V_{DD} - I_D R_D}$$



① Design the circuit as shown where  $I_D = 0.5 \text{ mA}$ ,  $V_t = 1 \text{ V}$ ,



① find V stages :-

$V_{DD} = 5 \text{ V}$      $V_D = V_{DS} = V_G = V_{GS}$

$V_D = V_G = V_{GS}$

$I_D = k(V_{GS} - V_t)^2$   
 $\because k = \frac{1}{2} K_n' \frac{W}{L} \Rightarrow I_D = \frac{1}{2} K_n' \frac{W}{L} (V_{GS} - V_t)^2$   
 $0.5 = \frac{1}{2} k_n (V_{GS} - 1)^2$


$V_D = V_G = \boxed{V_{GS} = 2 \text{ V}}$

② Find Resistance

①  $R_D = \frac{V_{DD} - V_D}{I_D} = \frac{5 - 2}{0.5 \text{ mA}} \Rightarrow \boxed{R_D = 6 \text{ k}\Omega}$

②  $R_G = \frac{V_G}{I_G} = \frac{2}{0.14} = 14.3 \Rightarrow \boxed{R_G = 20 \text{ M}\Omega}$

MOSFET Small signal operating Model aim is to find ac current & ac  $V_{gs}$



- | <u>V stages</u>                    | <u>Current</u>                  |
|------------------------------------|---------------------------------|
| $V_{GS} \rightarrow$ DC source     | $I_D \rightarrow$ DC current    |
| $v_{gs} \rightarrow$ ac source     | $i_d \rightarrow$ ac current    |
| $V_{GS} \rightarrow$ Total source. | $I_D \rightarrow$ total current |

Total  $V_{gs} = ac + dc$     Total curr = ac + dc  
 $V_{GS} = v_{gs} + V_{GS} \rightarrow$  ①     $I_D = i_d + I_D \rightarrow$  ②

DC current,  
 $I_D = \frac{1}{2} K_n \frac{W}{L} (V_{GS} - V_t)^2 \rightarrow$  ③

Total current  
 $i_d = \frac{1}{2} K_n \frac{W}{L} [(V_{GS} + v_{gs}) - V_t]^2 \rightarrow$  ④

apply  $(a+b-c)^2$  formula for eqn (4)  
 $= a^2 + b^2 + c^2 + 2ab - 2bc - 2ca$

(4)  $\Rightarrow I_D = \frac{1}{2} k_n \frac{W}{L} \left[ \underbrace{V_{GS}^2}_m + \underbrace{V_{GS}^2}_m + \underbrace{V_T^2}_m + \underbrace{2V_{GS} \cdot V_{GS}}_m - \underbrace{2V_{GS} V_T}_m - \underbrace{2V_T V_{GS}}_m \right]$

Find AC current :- (find terms with  $V_{GS}$  &  $V_T$  present)  
 Considering only ac components.


$I_d = \frac{1}{2} k_n \frac{W}{L} (2V_{GS} \cdot V_{GS} - 2V_{GS} V_T)$

$I_d = \frac{1}{2} k_n \frac{W}{L} [2V_{GS} (V_{GS} - V_T)]$

$I_d = k_n \frac{W}{L} (V_{GS} (V_{GS} - V_T))$  → (5)


Transconductance  $g_m$  :-

→ Voltage Controlled Current source.



transistor  $\rightarrow \frac{I_C}{I_B} = \beta$  (current gain)


$I_G = 0$   
 $i/P \rightarrow V_{GS}$   
 $O/P \rightarrow I_d$



$\therefore g_m = \frac{I_d}{V_{GS}}$   $g_m = \frac{I_d}{V_{GS}}$

from eqn (5)  $\frac{I_d}{V_{GS}} = k_n \frac{W}{L} (V_{GS} - V_T) = g_m$

# Voltage gain





gain = o/p / i/p      Voltage gain =  $\frac{o/p \cdot V_{tq}}{i/p \cdot V_{tq}}$  23

$$A_V = \frac{V_{ds}}{V_{gs}} = \frac{i_d \cdot R_D}{V_{gs}} \cdot g_m$$

$$A_V = g_m \cdot R_D$$




$$\frac{V_{ds}}{V_{gs}} = g_m R_D$$

$$V_{ds} = g_m R_D V_{gs}$$



## Equivalent Small Signal Model


Source Configuration (Source is common)



$r_o$  internal resistance  
 $r_o = \frac{V_o}{I_D}$

Small signal model with  $r_o$

$$A_V = g_m \cdot (R_D || r_o)$$






Small signal model without  $r_o$

$$i_d = g_m \cdot V_{gs}$$


$$\therefore g_m = \frac{i_d}{V_{gs}}$$

$$A_V = g_m \cdot R_D$$

# T-equivalent Circuit Model (MOSFET) :-




$\Leftarrow$




$$r_s = \frac{v_{gs}}{g_m v_{gs}} = \frac{1}{g_m}$$

## T-equivalent circuit model for MOSFET



Voltage Controlled Current Source



Alternative representation T-model with  $r_o$ :

$$g_m v_{gs} = g_m (i_d r_s) = g_m \cdot i_d \cdot \frac{1}{g_m} = i_d$$

$$g_m v_{gs} = i_d$$

A E C

---

21 E C 34


Module - 2

Subscribe EC ACADEMY on youtube

# Module - 2

## MOSFET Amplifier Configuration


Preferably  $G \rightarrow i/p$   
 $D \rightarrow o/p$




Common Source    Common Gate    Common drain

Conf.	G	S	D
CS	i/p	GND	o/p
CG	GND	i/p	o/p
CD	i/p	o/p	GND



### 1) Common Source



### 2) Common Gate




### 3) Common drain




Hybrid  $\pi \rightarrow$  no resistance at Source  
T-model  $\rightarrow$  resistance at Source

### I. Common Source Configuration: [without RS resistor]



Remember :-

- Convert to small signal model
- Find  $R_{in}$ ,  $R_o$ ,  $A_v$ .
- $V_o$  &  $V_i$



② a)  $R_{in} = R_{sig} = \infty$   $\because I_g = 0$   
 $R = \frac{V}{I} = \frac{V}{0}$   
 $R = \infty$   
 Any configuration with Gate as i/p  
 $R_{in} = R_{sig} = \infty$


⑥  $R_o = R_D || r_o \Rightarrow R_o = R_D$   
 here  $r_o$  will be <sup>very</sup> higher value compared to  $R_D$ .  
 hence  $r_o$  will be eliminated

③  $A_v = \frac{V_o}{V_i} = \frac{-i_d (R_D || r_o)}{V_{gs}}$   
 $A_v = -g_m (R_D || r_o)$



④ overall gain ( $G_v$ )  
 $G_v = \frac{V_o}{V_{sig}} = \frac{V_o}{V_i} \because V_{sig} = V_i$

$G_v = -g_m (R_D || r_o)$

Ex:-  $2K || 2M$   
 $\frac{2K \times 2M}{2K + 2M} \approx 2K$



I. ⑥ Common Source Configuration: [with RS] Current moving from + to - is -ve



② a)  $R_{in} = R_{sig} = \infty$

③  $A_v = \frac{V_o}{V_i}$

⑥  $R_o = R_D$

$A_v = \frac{-i_d \cdot R_D}{V_{gs} (1 + g_m R_s)}$   
 $A_v = -g_m \cdot R_D / (1 + g_m R_s)$


Vi Calculation:-

$V_{gs} = \frac{1/g_m}{1/g_m + R_s} V_{in}$

$V_{gs} = \frac{1}{1 + g_m R_s} V_{in} \Rightarrow V_{in} = V_{gs} (1 + g_m R_s)$

Consider  $r_o$  or don't consider



Vi Calculation:



X Mr. & Dr. by gm

II Common drain Amplifier: (Source follower) (3)

∴ o/p is obtained across the source terminal




Small signal Model.


②  $R_{in} = R_{sig} = \infty$

③  $A_v = \frac{V_o}{V_i} =$

to find  $R_o$  make  $V_{in} = 0$



$R_L$  is very much large  
 ∴  $R_o \approx \frac{1}{g_m}$



∴  $A_v = \frac{R_L}{\frac{1}{g_m} + R_L} \cdot V_i$

$A_v = \frac{R_L}{\frac{1}{g_m} + R_L}$


④ overall gain ( $G_v$ )

$G_v = \frac{V_o}{V_{sig}} = \frac{V_o}{V_i}$  ∴  $V_{sig} = V_i$


∴  $G_v = \frac{R_L}{\frac{1}{g_m} + R_L}$



# MOSFET Internal Capacitance :-



Gate Capacitance: (built-in capacitance)




- $C_{gd}$  → Gate to drain Capacitance
- $C_{gs}$  → Gate to Source Capacitance
- $C_{gb}$  → Gate to body Capacitance

Gate Capacitance (or) Oxide Capacitance

→  $C_g = C_{ox} \cdot W \cdot L$        $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$

Any Storage device  
Can be directly proportional  
to width & length.

(i) Cutoff region :-



∴  $C_{gd} = 0$   
 $C_{gs} = 0$   
 $C_{gb} = C_{ox} \cdot W \cdot L$

(ii) Active region :-  
(it will be opposite of cutoff region)

(ii) Saturation :-

$C_{gb} = 0$  ∵ channel depth is max at source & zero at drain.

60% of capacitance  $C_{gs} = \frac{2}{3} C_{ox} \cdot W \cdot L$

$C_{gd} = 0$  → channel depth is max at source and zero at drain

$C_{gb} = 0$

$C_{gd} = \frac{1}{2} C_{ox} \cdot W \cdot L$  } equally distributed

$C_{gs} = \frac{1}{2} C_{ox} \cdot W \cdot L$  } + ed

# Junction Capacitance:-

(5)

Two junctions

(i)  $T_{un}$  b/w drain-substrate ( $C_{db}$ )

(ii)  $T_{un}$  b/w source-substrate ( $C_{sb}$ )

$$C_{db} = \frac{C_{db0}}{\sqrt{1 + \frac{V_{DB}}{V_0}}}$$


$$C_{sb} = \frac{C_{sb0}}{\sqrt{1 + \frac{V_{SB}}{V_0}}}$$

$C_{db0}$  → Capacitance at  $V_{DB} = 0$

$C_{sb0}$  → Capacitance at  $V_{SB} = 0$

$V_0$  → junction built in potential (0.6 to 0.8V)

## Low Freq Response of MOSFET Amplifier:



$R_D$  → Drain resistor (o/p)

$R_S$  → Source resistor

$R_1$  &  $R_2$  →  $V_{th}$  divider bias Resistors

$C_{C1}$  &  $C_{C2}$  → Coupling Capacitors


$C_S$  → bypass capacitor.


→ we need to write ac equivalent circuit (small signal model)

→ to do this (i) DC signal should be grounded

(ii) short circuit capacitors.

→ since we are discussing about small signal model we require coupling capacitors hence we will not short circuit capacitors






$$F = \frac{1}{2\pi RC} \Rightarrow \omega = 2\pi F = \frac{1}{RC} \quad \boxed{\omega = \frac{1}{RC}}$$


Case (i)  $F_1, \omega_1$

$$F_1 = \frac{1}{2\pi R_{eq} C_{eq}}$$



$$\therefore F_1 = \frac{1}{2\pi (R_{sig} + R_{th}) C_{c1}} \quad \omega_1 = \frac{1}{(R_{sig} + R_{th}) C_{c1}}$$

Case (ii)  $F_2, \omega_2$




$$F_2 = \frac{1}{2\pi R_{eq} C_{eq}} \quad R_{eq} = \frac{1}{Y_{gm}} \parallel R_s \quad \because R_s \gg \frac{1}{Y_{gm}} \therefore R_{eq} = \frac{1}{Y_{gm}}$$

$$C_{eq} = C_s$$

$$F_2 = \frac{1}{2\pi (\frac{1}{Y_{gm}} \parallel R_s) C_s} \Rightarrow F_2 = \frac{1}{2\pi (Y_{gm}) C_s}$$

$$\omega_2 = \frac{1}{R_{eq} \cdot C_{eq}} = \frac{1}{(\frac{1}{Y_{gm}} \parallel R_s) C_s} \Rightarrow \omega_2 = \frac{1}{Y_{gm} C_s}$$

Case (iii)  $F_3, \omega_3$




$$F_3 = \frac{1}{2\pi R_D C_{c2}} \quad \omega_3 = \frac{1}{R_D C_{c2}}$$

For low freq  $F_L = \max(F_1, F_2, F_3)$

Problem :-

① Find lower cutoff freq for MOSFET amplifier  $K=0.4 \text{ mA/V}^2$  &  $V_t=1 \text{ V}$ ,  $g_m=2 \text{ m}$



Case (i) input ckt to find  $F_1$

$$F_1 = \frac{1}{2\pi (R_{s1k} + R_{g1M}) C_{c1}}$$

$$F_1 = \frac{1}{2\pi (10k + 1M) 0.01\mu F}$$

$$F_1 = 15.78 \text{ Hz} \quad \underline{15.78 \text{ Hz}}$$

Case (ii) source ckt to find  $F_2$

$$F_2 = \frac{1}{2\pi (1/g_m \parallel R_S) C_S}$$

find  $g_m = \frac{I_{DQ}}{V_{GS}}$

$$g_m = 0.5 \text{ m}$$

To find  $I_{DQ}$  use thumb rule

$$I_{DQ} = \frac{V_{DD}}{3} = \frac{20/3}{4.7k + 4.7k}$$

$$I_{DQ} = 1.418 \times 10^{-3} \text{ A}$$

$$I_{DQ} = K (V_{GS} - V_T)^2$$

$$1.418 \text{ m} = 0.4 \text{ m} (V_{GS} - 1)^2$$

$$3.54 = (V_{GS} - 1)^2 \Rightarrow 1.88 = V_{GS} - 1$$

$$V_{GS} = 2.88$$


$$F_2 = \frac{1}{2\pi (1/0.5 \text{ m} \parallel 1k) 24} \Rightarrow$$

$$F_2 = \frac{1}{2\pi (2k \parallel 1k) 24} = F_2 = 119.3 \text{ Hz}$$

Case (iii) Output circuit to find  $F_3$

$$F_3 = \frac{1}{2\pi (R_D \parallel R_L) C_2} = \frac{1}{2\pi (4.7k \parallel 2k) 0.5\mu F}$$

$$F_3 = 46.13 \text{ Hz}$$



$$F_L = \max(F_1, F_2, F_3)$$

$$119.3 \text{ Hz}$$


low freq  $F_L =$

→ This shows that if  $1/g_m$  divider bias ckt is used then  $f_{low}$  should be more than  $119.3 \text{ Hz}$  Only then it will act

# High freq response of MOSFET:

(8)

Miller Theorem:-



① o/p ckt

$$I_2 = \frac{V_o - V_i}{Z_f} \Rightarrow I_2 = \frac{V_o + V_o/A}{Z_f}$$

$$V_i = \frac{-V_o}{A} \quad I_2 = \frac{V_o(1 + 1/A)}{Z_f}$$

$$Z_{m0} = \frac{V_o}{I_2} = \frac{V_o}{V_o(1+1/A)} = \frac{Z_f}{(1+1/A)}$$

$$Z_{m0} = \frac{Z_f}{(1+1/A)}$$

$$X_{C0} = \frac{X_{Cf}}{(1+1/A)}$$

$$\frac{1}{\omega_{Cm0}} = \frac{1}{\omega_{Cf}(1+1/A)}$$

$$C_{m0} = \frac{C_f}{(1+1/A)}$$

\* [These derivation not in VTU Syllabus] \*  
only for understanding

→ If any capacitor is connected as feedback b/w i/p & o/p, the feedback capacitance can be isolated in two parts as i/p part & o/p part. [C<sub>i</sub> & C<sub>o</sub>]

Z<sub>f</sub> → impedance.

① i/p ckt | o/p ckt

$$I_1 = \frac{V_i - V_o}{Z_f}$$

$$\therefore V_o = -AV_i$$

$$I_1 = \frac{V_i + AV_i}{Z_f}$$

$$I_1 = \frac{V_i(1+A)}{Z_f}$$

∴ Z<sub>mi</sub> + miller's c/p.

$$\Rightarrow Z_{mi} = \frac{V_i}{I_1} = \frac{V_i}{V_i(1+A)/Z_f} = \frac{Z_f}{(1+A)}$$

$$Z_{mi} = \frac{Z_f}{(1+A)}$$

Z = X<sub>c</sub>  
↓  
reactance


$$\therefore X_{Ci} = \frac{X_{Cf}}{(1+A)}$$

$$X_c = \frac{1}{\omega_c}$$

$$\frac{1}{\omega_{Cmi}} = \frac{1}{\omega_{Cf}(1+A)}$$

$$C_{mi} = \frac{C_f}{(1+A)}$$

High Freq response :-





- $R_D \rightarrow$
- $R_S \rightarrow$
- $R_1 \& R_2 \rightarrow$
- $R_L \rightarrow$
- $C_{c1} \& C_{c2} \rightarrow$
- $C_S \rightarrow$
- $V_{DD} \rightarrow$

High freq is affected by internal capacitance or in built capacitance.

Small signal model  $\rightarrow$  (1) DC source  $\Rightarrow$  GND.


(2) Coupling & bypass capacitor & source resistance  $\Rightarrow$  SHORT CKT.



$$W_{Hi} = \frac{1}{(R_{si} || R_{th}) C_{gs} + C_{mi}}$$

(i) Case Input ckt  $F_{Hi}$

$$F_{Hi} = \frac{1}{2\pi R_{eq} C_{eq}}$$




$$C_{mi} = C_{gd} (1+A)$$

$$C_{eq} = C_{gs} + C_{mi}$$

$$R_{eq} = R_{si} || R_{th}$$

$$F_{Hi} = \frac{1}{2\pi (R_{si} || R_{th}) C_{gs} + C_{mi}}$$

(i) Case of P Ckt  $F_{H0} = \frac{1}{2\pi R_{eq} C_{eq}}$   $C_{m0} = C_{gd} (1 + \frac{1}{A})$




$C_{eq} = C_{m0}$   
 $R_{eq} = R_d || R_L$

$F_{H0} = \frac{1}{2\pi (R_d || R_L) C_{m0}}$

$\omega_{H0} = \frac{1}{(R_d || R_L) C_{m0}}$

High  $F_{H0} = F_H = \min(F_{Hi}, F_{H0})$

(1) Find the high  $F_{H0}$  of the MOSFET Amplifier where  $C_{gd} = 0.1 \text{ pF}$ ,  $C_{gs} = 1 \text{ pF}$  &  $k = 0.5 \text{ mA/V}^2$ ,  $V_t = 2 \text{ V}$ ,  $\mu_m = 1.55 \text{ m}^2/\text{Vs}$



(1)  $F_{Hi} = \frac{1}{2\pi (R_{s1} || R_m) C_{gs} + C_{mi}} = \frac{1}{2\pi R_{eq} C_{eq}}$

$C_{mi} = C_{gd} (1 + A)$   
 $C_{mi} = 0.1 \text{ pF} (1 + 5.16)$   
 $C_{mi} = 0.61 \text{ pF}$

$A = -g_m (R_d || R_L)$   
 $A = -1.55 \text{ m} (4\text{K} || 20\text{K})$   
 $A = -5.16$

$g_m = \frac{I_d}{V_{GS}} = 0.25 \text{ m}$

$C_{eq} = C_{gs} + C_{mi} = 1 \text{ pF} + 0.61 \text{ pF}$   
 $C_{eq} = 1.61 \text{ pF}$

-ve sign indicates 180° phase shift.

$R_{eq} = R_{s1} || R_1 || R_2$   
 $R_{eq} = 10\text{K} || 234\text{K} || 166\text{K}$   
 $R_{eq} = 9.065 \text{ K}$

$F_{Hi} = \frac{1}{2\pi \times 9.065 \text{ K} \times 1.61 \text{ pF}}$   
 $F_{Hi} = 10.9 \text{ MHz}$

$I_d = V_{DD} - V_{DS}$   
 $I_d = \frac{(10 - 6.66)}{4\text{K}} = 0.835 \text{ mA}$

$I_d = k (V_{GS} - V_t)^2$   
 $0.835 \text{ m} = 0.5 \text{ m} (V_{GS} - 2)^2$   
 $1.67 = (V_{GS} - 2)^2$   
 $1.29 = V_{GS} - 2$   
 $V_{GS} = 3.29$

(2)  $F_{H0} = \frac{1}{2\pi (R_d || R_L) C_{m0}} = \frac{1}{2\pi R_{eq} C_{eq}}$

$F_{H0} = \frac{1}{2\pi (3.8\text{K}) \times 0.1 \text{ pF}}$

$C_{m0} = C_{gd} (1 + \frac{1}{A})$   
 $= 0.1 \text{ pF} (1 + \frac{1}{5.16})$   
 $C_{m0} = 0.11 \text{ pF}$


$R_{eq} = R_d || R_L$   
 $= 4\text{K} || 20\text{K}$   
 $R_{eq} = 3.8 \text{ K}$

$F_{H0} = 438.44 \text{ MHz}$

$F_H = \min(F_{Hi}, F_{H0}) = 10.9 \text{ MHz}$

# Introduction to oscillators:

- Also known as Generators → Produce oscillations of particular frequency
- without ~~any~~ input, generates oscillating o/p. → Sustained oscillation
- Ex:- Clock signal, audio & radio freq
- Oscillator consist of Amplifier & feedback



$$V_f = \beta V_o$$

$$V_f = \beta (A V_{in})$$

$$V_f = A\beta V_{in}$$

$A\beta$  → Loop gain  
 ↳ Very imp for producing -  
 - Oscillations

## (i) $A\beta < 1$


Ex:-  $A\beta = 0.99$   $V_{in} = 2V$

$$V_f = 0.99 \times 2V$$

$$V_f = 1.98V$$

Feedback reduces

∴  $V_o$  will also reduce



## (ii) $A\beta > 1$


Ex:-  $A\beta = 1.1$   $V_{in} = 2V$

$$V_f = 1.1 \times 2V$$


$$V_f = 2.2V$$

Feedback increases

∴  $V_o$  will also increase



To get Sustained oscillations (iii)  $A\beta = 1$



Sustained oscillations

or undamped oscillation



# Barkhausen Criterion

(12)

It explains two conditions to obtain sustained oscillations

(i)  $A\beta = 1$   $\rightarrow$  loop gain = 1

(ii) phase difference b/w i/p & o/p should be  $0^\circ$  or  $360^\circ$   
 $\angle A\beta = 0^\circ$  or  $360^\circ$

## Working of Practical Oscillator

$\rightarrow$  oscillator does not have i/p, it works without any input connected to it.

even for  $V_{in} = 0$  the oscillator will produce o/p (oscillations)


$\rightarrow$  Oscillator should satisfy Barkhausen Criterion

(i)  $A\beta = 1$  &  $\angle A\beta = 0^\circ$  or  $360^\circ$


$\rightarrow$  Thermal noise will act as i/p

$\rightarrow$  Initially  $A\beta > 1$   $\rightarrow$  this will help thermal noise to build over the time

$\rightarrow$  Once the required amplitude is obtained then  $A\beta = 1$



## Mathematical derivation



$$V_o = A(V_f + V_{in})$$

$$V_o = A(\beta V_o + V_{in}) \quad V_f = \beta V_o$$

$$V_o = A\beta V_o + AV_{in}$$

$$V_o - A\beta V_o = AV_{in}$$

$$V_o(1 - A\beta) = AV_{in}$$


$$1 - A\beta = 0$$

$$A\beta = 1$$

$\because V_{in} = 0$   
for oscillators

**Watermarkly**  
Barkhausen Criterion


Oscillators → Phase shift → Resistor & Capacitor → RC phase shift osc.  
 → LC oscillator → Inductor & Capacitor




Discuss following w.r.t. Oscillators

- ① Circuit
- ② Operation [Feedback n/w]
- ③ Formula for oscillator frequency
- ④ Gain ( $A > \beta$ )
- ⑤ phase shift. ( $Amp = 180^\circ$  & Feedback =  $180^\circ$ )

I. RCP phase shift Oscillator - FET:



Operation :-



3 RC n/w ⇒  $60^\circ + 60^\circ + 60^\circ = 180^\circ$

$$F = \frac{1}{2\pi\sqrt{2N}RC}$$

N → no RC n/w used here  $N = 3$

$$F = \frac{1}{2\pi\sqrt{6}RC}$$

→ All the resistors & capacitors in feedback are same R & C

gain :-

here  $\beta = \frac{1}{29}$

$|A\beta| > 1$

$\therefore |A| > 29$

$g_m R_D > 29 \rightarrow$  for oscillations.

phase shift :- Amplifier =  $180^\circ$  & FB =  $180^\circ \Rightarrow 360^\circ \text{ (or } 0^\circ)$

Problem :-

① In a RC phase shift oscillator, Feedback n/w uses  $R = 4.7K$  &  $C = 0.47\mu F$  &  $g_m = 2m$ , find freq of oscillation & gain of the circuit &  $R_D$

$$F = \frac{1}{2\pi\sqrt{6} RC} = \frac{1}{2\pi\sqrt{6} \times 4.7K \times 0.47\mu}$$


$$F = 29.41 Hz$$

$A_v = g_m R_D > 29 \Rightarrow$  Assume  $A_v = 30$

$30 = 2m \cdot R_D \Rightarrow R_D = 15K\Omega$

② Find the values of R & C for feedback n/w of RC phase shift oscillator. Also find  $R_D$  for freq of  $1KHz$  &  $g_m = 1.5m$

$$F = \frac{1}{2\pi\sqrt{6} RC} \Rightarrow 1K = \frac{1}{2\pi\sqrt{6} R \times 0.1\mu F}$$



$$R = 649.74 \Omega$$

Assume any one either R or C  
in  $K\Omega$  in  $\mu F$   
Assume  $C = 0.1\mu F$

(d)  $|A| > 29$

$|g_m R_D| > 29$


$|A| = |g_m R_D|$

$30 = 1.5m \times R_D$

$R_D = 20K\Omega$


Subscribe EC ACADEMY on youtube

# Hartley Oscillator - BJT :-



→ type of LC oscillator

- L - Stores Energy in Magnetic field
- C - Store Energy in Electro-Static field.




→ Capacitor is fully charged  
→ then it starts discharging and Inductor is charged



→ Inductor creates magnetic field.

→ Energy in the inductor increases & capacitor energy decreases.

→ Inductor back EMF & starts discharging & capacitor charges.



→ Again capacitor discharges & inductor charges.



Frequency  $F = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{L_{eq}C}}$

$L_{eq} = L_1 + L_2$  (17)

or  $L_{eq} = L_1 + L_2 + 2M$

M → mutual Inductance.

$$F = \frac{1}{2\pi\sqrt{(L_1+L_2)C}}$$

gain:-

$A > \frac{L_1+M}{L_2+M}$  if  $M=0$

$$A > \frac{L_1}{L_2}$$

Current gain  $\beta > L_1/L_2$

① In Hartley oscillator  $L_1 = 750\mu H$ ,  $L_2 = 750\mu H$ ,  $M = 150\mu H$  &  $C = 150 pF$ ,  $\beta = 50$ . Calculate the freq of oscillation and check if oscillation condition satisfies.

$$F = \frac{1}{2\pi\sqrt{L_{eq}C}}$$

$$L_{eq} = L_1 + L_2 + 2M$$

$$= 750\mu + 750\mu + 300\mu$$

$$L_{eq} = 1800\mu H$$

$$F = \frac{1}{2\pi\sqrt{1800\mu \times 150p}}$$

$$\Rightarrow F = 306.25 \text{ KHz}$$

$$\beta > \frac{L_1+M}{L_2+M} \Rightarrow 50 > \frac{750\mu + 150\mu}{750\mu + 150\mu}$$

$$50 > 1$$

∴ it satisfies the oscillation condition.


② In Hartley oscillator  $L_1 = 10 \mu\text{H}$ ,  $L_2 = 10 \mu\text{H}$ .  
 Find the value of  $C$  required for an oscillating freq of  $150 \text{ kHz}$ . (18)

$$F = \frac{1}{2\pi\sqrt{L_{eq}C}} \Rightarrow F^2 = \frac{1}{4\pi^2 L_{eq}C}$$

$$C = \frac{1}{4\pi^2 F^2 L_{eq}} \Rightarrow C = \frac{1}{4\pi^2 \times (150 \text{ K})^2 \times (10 \mu + 10 \mu)}$$

$$C = 56.28 \text{ nF}$$

Colpitts oscillator



$$F = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{LC_{eq}}}$$

$$C_{eq} = \frac{C_1 C_2}{C_1 + C_2}$$

$$A > \frac{C_2}{C_1}$$

$$h_{fe} = \beta > \frac{C_2}{C_1}$$

Current gain

① In Colpitts oscillator,  $C_1 = 1nF$ ,  $C_2 = 99nF$ ,  $L = 1.5mH$ , &  $\beta = 110$ . Calculate the freq of oscillation & Check the condition for oscillation.

$$F = \frac{1}{2\pi\sqrt{LC_{eq}}} \quad C_{eq} = \frac{C_1 C_2}{C_1 + C_2} = \frac{(1n)(99n)}{(1n) + (99n)}$$

$$C_{eq} = 0.99nF$$

$$F = \frac{1}{2\pi\sqrt{(1.5m)(0.99nF)}} \Rightarrow \boxed{F = 130.6KHz}$$

$$\beta > \frac{C_2}{C_1} \Rightarrow 110 > \frac{99nF}{1nF}$$

$$\boxed{110 > 99} \quad \text{Condition is satisfied.}$$

② In Colpitts oscillator  $C_1 = C_2 = C$  &  $L = 100\mu$ ; the freq of oscillator is 500 KHz. Determine the Value of C

$$F = \frac{1}{2\pi\sqrt{LC_{eq}}} \quad C_{eq} = \frac{C_1 C_2}{C_1 + C_2} = \frac{C^2}{2C}$$

$$C_{eq} = \frac{C}{2}$$

$$F^2 = \frac{1}{4\pi^2 L C_{eq}} \quad C = 2C_{eq} \Rightarrow \boxed{C = 2.026nF}$$

$$C_{eq} = \frac{1}{4\pi^2 L F^2} = \frac{1}{4\pi^2 (100\mu) (500K)^2}$$


$$C_{eq} = 1.0132nF$$

$$\boxed{n \rightarrow 10^{-9}}$$



Crystal Oscillator :-  $\rightarrow$  Naturally crystal is in hexagonal prism

$\rightarrow$  but it is cut into rectangular shape for practical use



"Piezo electric effect"

$\rightarrow$  When a crystal is mechanically vibrated

$\rightarrow$  The voltage get generated across opposite faces of the crystal.

$\rightarrow$  Every crystal has its own resonating freq

$\rightarrow$  Hence under the influence of the mechanical vibrations, the crystal generates an electrical signal of very const freq.

$$f \propto \frac{1}{\text{thickness}}$$


$\rightarrow$  Crystal is very much stable in holding the constant freq.

$\rightarrow$  Commonly used crystal is Quartz Crystal

- $\rightarrow$  Mechanically Strong
- $\rightarrow$  good piezo electric
- $\rightarrow$  less expensive.

AC equivalent ckt :-

$f_r \rightarrow$  Resonating freq  $\rightarrow$  natural freq, where a medium vibrates at high amplitude



$C_m \rightarrow$  mounting capacitance  
 $\rightarrow$  It is the capacitance in the crystal b/w two parallel plates.

$$f_r = \frac{1}{2\pi\sqrt{LC}} \sqrt{\frac{Q^2}{1+Q^2}}$$

$Q \rightarrow$  Quality factor of crystal  
 here  $Q = \frac{WL}{R}$

$R \rightarrow$  is the resistance due to internal friction while crystal is vibrating

$L \rightarrow$  Mass of crystal which is indication of inertia

$C \rightarrow$  Stiffness is represented as capacitor.


$\therefore Q = 20,000$  (typical value) then  $\frac{Q^2}{1+Q^2} = 1$

$$\therefore f_r = \frac{1}{2\pi\sqrt{LC}}$$

Two types of Resonance

(i) Series Resonance

Series Resonating Circuit.




$$F_s = \frac{1}{2\pi\sqrt{LC}}$$

(ii) Parallel Resonance

$$F_p = \frac{1}{2\pi\sqrt{L C_{eq}}}$$


$$C_{eq} = \frac{C_{in} C}{C_{in} + C}$$

Feedback n/w



|Z| v/s f<sub>res</sub>

Parallel Resonating Ckt



① A crystal has  $L = 0.4 \text{ H}$ ,  $C = 0.085 \text{ pF}$  &  $C_m = 1 \text{ pF}$  with  $R = 5 \text{ k}\Omega$ . Find (i) series Resonant freq (ii) parallel Resonant freq (iii) By what percentage does the Parallel Resonant freq exceed the Series Resonant freq? (iv) Find Q-factor of crystal.

Soln :- (i)  $f_s = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{0.4 \times 0.085 \times 10^{-12}}} = \underline{\underline{863.138 \text{ kHz}}}$

(ii)  $C_{eq} = \frac{C C_m}{C + C_m} = \frac{0.085 \times 1}{0.085 + 1} = \underline{\underline{0.0783 \text{ pF}}}$

$\therefore f_p = \frac{1}{2\pi\sqrt{L C_{eq}}} = \frac{1}{2\pi\sqrt{0.4 \times 0.0783 \times 10^{-12}}} = \underline{\underline{899.074 \text{ kHz}}}$

(iii) % increase =  $\frac{899.074 - 863.138}{863.138} \times 100 = \underline{\underline{4.163\%}}$

(iv)  $Q = \frac{W_s L}{R} = \frac{2\pi f_s L}{R} = \frac{2\pi \times 863.138 \times 10^3 \times 0.4}{5 \times 10^3} = \underline{\underline{433.86}}$

② A crystal has mounting Capacitance of  $10 \text{ pF}$ . The inductance equivalent of mass is  $1 \text{ mH}$ , the frictional resistance is  $1 \text{ k}\Omega$  Compliance is  $1 \text{ pF}$ . Find series & Parallel Resonant freq

(i)  $f_s = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{1 \times 10^{-3} \times 1 \times 10^{-12}}} = \underline{\underline{5.033 \text{ MHz}}}$

(ii)  $C_{eq} = \frac{C C_m}{C + C_m} = \frac{1 \times 10^{-12} \times 10 \times 10^{-12}}{1 \times 10^{-12} + 10 \times 10^{-12}} = \underline{\underline{9.0909 \times 10^{-13} \text{ F}}}$



$$f_p = \frac{1}{2\pi\sqrt{LC_{eq}}} = \frac{1}{2\pi\sqrt{1 \times 10^{-3} \times 9.0909 \times 10^{-13}}}$$

$$f_p = \underline{\underline{5.2785 \text{ MHz}}}$$

Subscribe EC ACADEMY on Youtube

AEC  
21EC34


Module - 3

Subscribe EC ACADEMY on Youtube

# Feedback Network

- Connecting Amplifier & Feedback together and giving i/p to obtain o/p.
  - difference b/w Feedback n/w & oscillator is that in oscillator no i/p is given, but in feed n/w we give i/p. → i/p signal & part of o/p signal are in phase.
  - Two types
    - Positive Feedback n/w
    - Negative Feedback n/w
- o/p signal & part of o/p signal are out of phase.

## Positive F.B. n/w



$V_o \rightarrow$  o/p v/tg =  $A V_i$

$A \rightarrow$  gain of Amplifier (without FB)  
 $\beta \rightarrow$  gain of F.B. n/w

$V_f \rightarrow$  o/p v/tg of F.B. n/w

$A_f \rightarrow$  gain with feedback  $V_f = \beta V_o$

$V_i \rightarrow$  error signal (i/p v/tg)

$$A_f = \frac{V_o}{V_s} = \frac{A V_i}{V_i - V_f} = \frac{A V_i}{V_i - \beta V_o}$$


$$V_i = V_s + V_f$$

$$A_f = \frac{A V_i}{V_i - \beta A V_i} \Rightarrow A_f = \frac{V_i (A)}{V_i (1 - A\beta)}$$

$$A_f = \frac{A}{1 - A\beta}$$

## Negative feedback

↳ most commonly used.





here,  $V_i = V_s - V_f$

$$A_f = \frac{V_o}{V_s} = \frac{A V_i}{V_i + V_f} = \frac{A V_i}{V_i + \beta V_o} = \frac{A V_i}{V_i + \beta A V_i}$$

$$A_f = \frac{V_i (A)}{V_i (1 + A\beta)} \Rightarrow \boxed{A_f = \frac{A}{1 + A\beta}}$$

Problems: -

- ① A non inverting opamp shown in figure.
  - (a) Find  $\beta$  equation using R-n/w
  - (b) Find  $\beta$ ; where  $A = 10^4$  &  $A_f = 10$
  - (c) what is  $\beta$  in dB?
  - (d) if  $V_s = 1V$  find  $V_o$ ,  $V_f$  &  $V_i$
  - (e)  $A$  reduced by 20%. what is change in  $A_f$ .



$V_f$  divider rule

$$V_f = \frac{R_1}{R_1 + R_2} V_o$$

$$\beta = \frac{V_f}{V_o} = \frac{R_1}{R_1 + R_2}$$

$$\boxed{\beta = \frac{R_1}{R_1 + R_2}}$$

(b)  $A_f = \frac{A}{1+A\beta}$

$10 = \frac{10^4}{1+10^4\beta} \Rightarrow \beta = 0.0999 \approx 0.1$

(c)  $\beta$  in dB =  $20 \log \beta = 20 \log 0.0999$   
 $\beta_{dB} = -20$

(d)  $V_s = 1$      $V_o = A V_i$  (or)  $V_o = A_f V_s$   
not given     $V_o = 10 \times 1$

$V_f = \beta V_o = 0.0999 \times 10$   
 $V_f = 0.999 \text{ V}$

$V_i = V_s - V_f = 1 - 0.999 \text{ V}$   
 $V_i = 0.1 \text{ mV}$


(e)  $A = 10^4$   
 $A' = A - 20\% \text{ of } A$   
 $A' = 10^4 - 2000$   
 $A' = 80,000$

$A'_f = \frac{A'}{1+A'\beta} = \frac{80,000}{1+80,000 \times 0.0999}$

$A'_f = 9.997$   
 $A_f = 10$

% Change in  $A_f = \frac{A_f - A'_f}{A_f} \times 100\%$   
 $= \frac{10 - 9.997}{9.997} \times 100\%$

% Change in  $A_f = 0.02\%$





What is Feedback amplifier?


→ Taking the portion of o/p signal and feeding it back to i/p of an Amplifier.

Why Feedback amplifier?

- To increase the Bandwidth.
- Reduce the noise effect
- Linearity of gain.

disadvantage:

- Reduces the gain.
- Complex
- Costly.



$A_f$  → reduces as  $\beta$  value increase.

$A_f = \frac{A}{1+A\beta}$  if  $A\beta \gg 1$

$A_f = \frac{A}{A\beta} \Rightarrow \boxed{A_f = \frac{1}{\beta}}$

Gain de-sensitivity → Ratio of differential gain to total gain.

$\frac{dA_f}{A_f}$

$\therefore A_f = \frac{A}{1+A\beta}$  for negative feedback.

differentiate w.r.t gain 'A'.

$\frac{dA_f}{dA} = \frac{1}{(1+A\beta)^2} = \boxed{\frac{dA_f}{dA} = \frac{dA}{(1+A\beta)^2}}$

$\therefore \frac{dA_f}{A_f} = \frac{dA}{(1+A\beta)^2} \times \frac{(1+A\beta)}{A} = \frac{dA}{(1+A\beta)A}$

$\boxed{\frac{dA_f}{A_f} = \frac{1}{1+A\beta} \times \frac{dA}{A}}$

$\frac{1}{1+A\beta}$  → desensitivity amount.  
Reciprocal of sensitivity is  
Desensitivity  $D = 1+A\beta$

# Basic types of feedback amplifier (negative feedback) (5)

i/p  $\rightarrow$  V (or) I      o/p  $\rightarrow$  V (or) I.


i/p	o/p	gain (A)	Connection
Voltage <u>Series</u>	Voltage <u>Shunt</u>	Voltage gain $A_v = V_o/V_i$	Series-Current Shunt Amplifier $\Rightarrow$ Voltage-Series Feedback amplifier
Current <u>Shunt</u>	Voltage <u>Shunt</u>	$\frac{V}{I} \rightarrow$ Resistance gain $R_m = V_o/I_i$	Shunt-shunt Amplifier $\Rightarrow$ Voltage-shunt Feedback Amplifier
Voltage <u>Series</u>	Current <u>Series</u>	$\frac{I}{V} \rightarrow$ Transconductance gain $g_m = I_o/V_i$	Series-Series Amplifier $\Rightarrow$ Current-Series Feedback Amplifier
Current <u>Shunt</u>	Current <u>Series</u>	Current gain $A_I = I_o/I_i$	Shunt-Series Amplifier $\Rightarrow$ Current-shunt Feedback amplifier

## Method for Feedback Amplifier Analysis:


- $\rightarrow$  Recognizing the Feedback Amplifier Ckt.
- $\rightarrow$  Calculate the gain 'A'  $\rightarrow$  Amplifier gain.
- $\rightarrow$  Calculate the feedback gain ' $\beta$ '
- $\rightarrow$  Calculate gain with Feedback  $A_f = \frac{A}{1+A\beta}$
- $\rightarrow$  Calculate i/p & o/p resistance.

## Block diagram of Feedback Amplifier. (Topologies)


① Series-Shunt ( $V_{tg}$  Series)




② Shunt-Series (Current-Shunt)



③ Series-series (Current Series)




④ Shunt-shunt ( $V_f$  shunt)



To find i/p resistance & o/p resistance.

i/p Resistance

Series



$$R_i = \frac{V_i}{I_i}$$

$$R_{if} = \frac{V_s}{I_i}$$

Apply KVL

$$V_s - V_i - V_f = 0$$


$$V_s = V_i + V_f$$

$$V_s = I_i R_i + \beta V_o \quad (\text{or } I_o)$$

$$V_s = I_i R_i + \beta A V_i \rightarrow I_i R_{if}$$

$$\therefore R_{if} = \frac{V_s}{I_i} = R_i (1 + \beta A)$$

Shunt



$$R_i = \frac{V_i}{I_i}$$

$$R_{if} = \frac{V_i}{I_s}$$

Apply KCL

$$I_s - I_i - I_f = 0$$

$$I_s = I_i + I_f$$

$$I_s = \frac{V_i}{R_i} + \beta V_o$$

$$I_s = \frac{V_i}{R_i} + \beta A I_i \rightarrow \frac{V_i}{R_i}$$


$$I_s = \frac{V_i}{R_i} + \beta A \frac{V_i}{R_i}$$

$$R_{if} = \frac{V_i}{I_s} = \frac{R_i}{1 + \beta A}$$

# o/p Resistance

⑦

## Series



$V_s = 0 \rightarrow$  to find o/p Resistance

$$V_i = V_s - V_f$$

$$V_i = -V_f$$

$$\boxed{V_i = -\beta I_o}$$

$$R_{of} = \frac{V_o}{I_o}$$

Apply KCL

$$V_i A + \frac{V_o}{R_L} - I_o = 0$$


$$V_o = (V_i A + I_o) R_o$$

$$V_o = (\beta I_o A + I_o) R_o$$

$$R_{of} = \frac{V_o}{I_o} = \frac{(\beta A + 1) R_o}{1}$$

$$\boxed{R_{of} = R_o (1 + \beta A)}$$

## Shunt



Apply KVL

$$V_s = 0$$

$$V_i = V_s - V_f$$

$$V_i = -V_f$$

$$V_i = -\beta I_o$$

$$I_o = \frac{V_o - V_i A}{R_o}$$

$$I_o = \frac{V_o + V_f A}{R_o}$$

$$I_o = \frac{V_o + \beta V_o A}{R_o}$$

$$R_{of} = \frac{V_o}{I_o} = \frac{V_o}{\frac{V_o (1 + \beta A)}{R_o}}$$

$$\boxed{R_{of} = \frac{R_o}{(1 + \beta A)}}$$

Feedback	i/p Resistance	o/p Resistance
Series.	$R_i (1 + \beta A)$	$R_o (1 + \beta A)$
Parallel. (shunt)	$\frac{R_i}{(1 + \beta A)}$	$\frac{R_o}{(1 + \beta A)}$

Problems :-

8

① For inverting amplifier, if  $V_s = 1V$ ,  $V_i = 5mV$  &  $V_o = 5V$ , find  $\beta$  & open loop gain

Important formulae

$$V_o = A V_i$$

$$V_f = \beta V_o$$

$$V_i = V_s - V_f$$

$$A_f = \frac{A}{1 + A\beta}$$

$$\beta = \frac{V_f}{V_o}$$

$$\beta = \frac{0.995 V_o}{V_o}$$

$$\beta = 0.995$$

$A_f \rightarrow$  Closed loop gain

$A \rightarrow$  open loop gain.

$$V_f = V_s - V_i$$

$$V_f = 1 - 5m$$

$$V_f = 0.995$$

$$A = \frac{V_o}{V_i} = \frac{5V}{5mV} \Rightarrow A = 1000$$

② if  $1/\beta$  is five times  $A_f$  &  $A = 1000$  find loop gain & values of  $\beta$  &  $A_f$ .

$$5A_f = \frac{1}{\beta} \Rightarrow A = 1000$$

$$A_f = \frac{A}{1 + A\beta} \Rightarrow \beta = \frac{1}{5A_f} \Rightarrow A_f = \frac{1}{5\beta}$$

$$\frac{1}{5\beta} = \frac{A}{1 + A\beta} \Rightarrow \frac{1}{5\beta} = \frac{1000}{1 + 1000\beta} \Rightarrow$$

$$1 + 1000\beta = 1000 \times 5\beta$$

$$1 = 5000\beta - 1000\beta$$

$$1 = 4000\beta$$

$$\beta = \frac{1}{4000} = 0.25 \times 10^{-3}$$

$$\beta = 0.00025 \Rightarrow \beta = 0.25 \times 10^{-3}$$

$$A_f = \frac{1}{5\beta} = \frac{1}{5 \times 0.00025} \Rightarrow A_f = 800$$

Watermarkly


# Output stage & Power Amplifier:

(9)

Power Amplifier → Amplifier amplifies Power of the signal

$P = V \cdot I \rightarrow$  Amplified.

## D.C. load line:-



o/p side

$$V_{CC} - I_C R_C - V_{CE} = 0$$



$$V_{CE} = V_{CC} - I_C R_C$$

Case (i)  $I_C = 0$

$$V_{CE} = V_{CC}$$

Case (ii)  $V_{CE} = 0$

$$I_C = \frac{V_{CC}}{R_C}$$




AC operation

# Classification of power Amplifiers:-

- 1. Class A power amplifier → Q-point is at Center of d.c load line
- 2. Class B Power amplifier → Q-point at Cutoff region
- 3. Class AB Power amplifier → Q-point b/w center <sup>above</sup> Cutoff region
- 4. Class C power amplifier → Q-point below Cutoff region.
- 5. Class D power amplifier.


## 1. Class A power Amplifier:-

- Q-point is located at the Centre of the load line
- Output signal varies over full cycle of the i/p signal
- So collector current flows for 360° (full cycle) of the i/p signal.




### 2. Class B Power Amplifier:-

- Q-point is located at cutoff region of loadline
- o/p signal varies over one half cycle of i/p signal
- so collector current flows for  $180^\circ$  (half cycle) of i/p signal.



### 3. Class AB power Amplifier:-

- Q-point is selected such that o/p is more than  $180^\circ$  & less than  $360^\circ$  of i/p signal






#### 4. Class C power amplifier:-

(12)

- Transistor is biased below cutoff region.
- The Q-point of the transistor remains in active region for less than half cycle, so only that part is represented at o/p.
- so collector current flows for less than  $180^\circ$ .




Class.	A	B	C	A-B
Operating Cycle	$360^\circ$	$180^\circ$	less than $180^\circ$	more than $180^\circ$ less than $360^\circ$
Q-point	Centre of load line	On cutoff region	below cutoff region	Above cutoff region & below centre of load line
I/P-o/p waveform				
Efficiency	Poor 25% to 50%	Better 78.5%	High	More than A & less than B amplifier
Distortion	Absent no distortion	Present	Highest	Present

Calculations :-

- 1. DC analysis  $\rightarrow$  i/P
- 2. AC analysis  $\rightarrow$  o/P.
  - $\rightarrow$  using RMS signal
  - $\rightarrow$  using Peak signal
  - \*  $\rightarrow$  using Peak-to-peak signal \*
  - $\rightarrow$  using Max & Minimum.
- 3. Max Efficiency (o/P/i/P)

① Series-fed directly coupled Class A<sup>Power</sup> amplifiers :-



$\rightarrow$  A simple fixed bias circuit is shown in figure.

$\rightarrow$  It is used to discuss main features of Class A Series fed amplifier.

$\rightarrow$  RL is load connected in series with collector, so the name Series-fed amplifier

DC Analysis

Apply KVL to o/P side

$$V_{CC} - I_C R_E - V_{CE} = 0$$


$$V_{CC} = I_C R_E + V_{CE}$$

$$I_C = \frac{V_{CC} - V_{CE}}{R_E}$$

The dc power i/P is

$$P_i(dc) = V_{CC} I_{CQ}$$

AC analysis :-



RMS signals

$$P_o(ac) = V_{CE(rms)} I_{C(rms)}$$

$$P_o(ac) = I_{C(rms)}^2 R_c$$

$$P_o(ac) = \frac{V_{CE}^2(rms)}{R_c}$$

using Peak signals

$$V_{rms} = \frac{V_m}{\sqrt{2}} \quad I_{rms} = \frac{I_m}{\sqrt{2}}$$

$$P_o(ac) = V_{CE(rms)} \cdot I_{C(rms)}$$

$$P_o(ac) = \frac{V_{CE(P)}}{\sqrt{2}} \cdot \frac{I_C(P)}{\sqrt{2}}$$

$$P_o(ac) = \frac{V_{CE(P)} \cdot I_C(P)}{2}$$

$$P_o(ac) = \frac{I_C^2(P) R_C}{2} \rightarrow \text{~~MAX I_C(P)~~$$

$$P_o(ac) = \frac{V_{CE}^2(P)}{2 R_C}$$

using Peak to Peak signals

$$\begin{aligned} P_o(ac) &= V_{CE(rms)} \cdot I_{C(rms)} \\ &= \frac{V_{CE(P)}}{\sqrt{2}} \cdot \frac{I_C(P)}{\sqrt{2}} \\ &= \frac{V_{CE(P)} \cdot I_C(P)}{2} \\ &= \frac{V_{CE(P-P)/2} \cdot I_C(P-P)/2}{2} \end{aligned}$$

$$P_o(ac) = \frac{V_{CE(P-P)} \cdot I_C(P-P)}{8}$$

$$P_o(ac) = \frac{I_C^2(P-P) R_C}{8}$$


$$P_o(ac) = \frac{V_{CE}^2(P-P)}{8 R_C}$$

$$V_{(P-P)} = V(P) + V(P)$$

$$V_{(P-P)} = 2V(P)$$

$$V(P) = \frac{V_{(P-P)}}{2}$$

using maximum & minimum values



$$V_{CE(P-P)} = V_{max} - V_{min}$$

$$I_C(P-P) = I_{max} - I_{min}$$

$$P_o(ac) = \frac{V_{CE(P-P)} \cdot I_C(P-P)}{8}$$


$$P_o(ac) = \frac{[V_{max} - V_{min}] [I_{max} - I_{min}]}{8}$$

Maximum efficiency :-

For maximum efficiency

$$V_{max} = V_{cc} \text{ \& } V_{min} = 0$$

$$I_{max} = 2I_{cq} \text{ \& } I_{min} = 0$$



The dc power i/p is

$$P_i(dc) = V_{cc} I_{cq}$$

\& ac power o/p is


$$P_o(ac) = \frac{[V_{max} - V_{min}][I_{max} - I_{min}]}{8}$$

$$\begin{aligned} \therefore \underline{\underline{\max}} \% \eta &= \frac{\underline{\underline{\max}} P_o(ac)}{\underline{\underline{\max}} P_i(dc)} \times 100 \% \\ &= \frac{(V_{max} - V_{min})(I_{max} - I_{min})}{8 V_{cc} \cdot I_{cq}} \times 100 \% \\ &= \frac{V_{cc} \cdot 2I_{cq}}{8 V_{cc} \cdot I_{cq}} \times 100 \% \end{aligned}$$

$\underline{\underline{\max}} \% \eta = 25 \%$
--

## Transformer Action:-

- Transformer Converts AC to AC
- $V_2 > V_1 \Rightarrow$  Step up transformer
- $V_1 > V_2 \Rightarrow$  Step down transformer.



Voltage transformation:  $\frac{V_2}{V_1} = \frac{N_2}{N_1}$

Current transformation:  $\frac{I_2}{I_1} = \frac{N_1}{N_2}$

Impedance transformation:

$$\frac{R_L}{R'_L} = \frac{R_2}{R_1} = \frac{V_2/I_2}{V_1/I_1} = \frac{V_2 I_1}{V_1 I_2} = \frac{N_2}{N_1} \cdot \frac{N_2}{N_1} = \left(\frac{N_2}{N_1}\right)^2$$

$$\therefore \frac{R_1}{R_2} = \left(\frac{N_1}{N_2}\right)^2 \Rightarrow \frac{R'_L}{R_L} = \left(\frac{N_1}{N_2}\right)^2$$

$$R'_L = \left(\frac{N_1}{N_2}\right)^2 R_L$$


## DC operation:-

Apply KVL at Collector side.

$$V_{CC} - V_{CE} = 0$$


$$\therefore V_{CC} = V_{CE}$$

$V_{CEQ} = V_{CC}$  - This is dc bias  $V_{CEQ}$  for transformer.




i/p dc power  $P_i(dc) = V_{CC} \cdot I_{CQ}$

## AC Analysis:-



Problem:-

① Calculate the i/p power, o/p power, and efficiency of the amplifier circuit shown in figure for an i/p  $V_{i(t)}$  that results in a base current of 10mA peak.  $V_{CC} = 20V$ ,  $I_{CQ} = 0.483A$ .



$$I_C = \beta I_B$$


$$I_C = 25 \times 10m$$

$$I_C = 250mA$$

$$P_i(dc) = V_{CC} \times I_{CQ}$$

$$= 20 \times 0.483$$

$$P_i(dc) = 9.6W$$



$$P_o(ac) = \frac{I_C^2(t) \cdot R_C}{2} = \frac{(250m)^2}{2} \times 20$$


$$P_o(ac) = 0.625W$$

$$\% \eta = \frac{P_o(ac)}{P_i(dc)} \times 100\%$$

$$\% \eta = \frac{0.625}{9.6} \times 100\%$$

$$\% \eta = 6.5\%$$

Transformer Coupled Class A Amplifier:



→ Instead of  $R_C$  a transformer is used to design a class A amplifier.


- $N_1$  → no of turns in primary coil
- $N_2$  → no of turns in secondary coil
- $V_1$  → voltage applied to primary
- $V_2$  → secondary voltage
- $I_1$  → Primary current
- $I_2$  → Secondary current.

## Expression for AC o/p power:-

Let  $V_{im} \rightarrow$  Peak value of primary  $V_{tg}$   
 $I_{im} \rightarrow$  Peak value of primary current.

$$\therefore P_o(ac) = \frac{V_{im} \cdot I_{im}}{2} \rightarrow \textcircled{1}$$

$$V_{im} = \frac{V_{(P-P)}}{2} \quad \& \quad I_{im} = \frac{I_{(P-P)}}{2}$$



$$V_p = V_m = \frac{V_{(P-P)}}{2}$$

$$V_{(P-P)} = V_{max} - V_{min}$$

$$V_{(P)} = V_m = \frac{(V_{max} - V_{min})}{2}$$

$$V_{im} = \frac{V_{max} - V_{min}}{2} \quad \& \quad I_{im} = \frac{I_{max} - I_{min}}{2}$$

Put eqn  $\textcircled{2}$  in  $\textcircled{1}$

$$P_o(ac) = \frac{1}{2} \cdot \left[ \frac{V_{max} - V_{min}}{2} \cdot \frac{I_{max} - I_{min}}{2} \right]$$

$$P_{oac} = \frac{(V_{max} - V_{min})(I_{max} - I_{min})}{8}$$

## Max efficiency:-

$$V_{max} = 2V_{cc} \quad V_{min} = 0$$

$$I_{max} = 2I_{cQ} \quad I_{min} = 0$$

$$P_i(dc) = V_{cc} \cdot I_{cQ}$$

$$\% \eta = \frac{P_o(ac)}{P_i(dc)}$$

$$\times 100\% = \frac{V_{cc} \cdot I_{cQ}}{2 V_{cc} \cdot I_{cQ}} \times 100\%$$


$$\% \eta = 50\%$$

$$P_o(ac) = \frac{(2V_{cc} - 0)(2I_{cQ} - 0)}{8}$$

$$P_o(ac) = \frac{4V_{cc} \cdot I_{cQ}}{8}$$

$$P_o(ac) = \frac{V_{cc} \cdot I_{cQ}}{2}$$

# Class-B Power Amplifier




It produces signal that is  $180^\circ$  out of phase

## Class B push-pull amplifier

It couples the o/p signal.

- Class B produce  $180^\circ$  o/p hence two transistors are used to produce  $360^\circ$  o/p
- two transistors are different (npn & pnp) to generate o/p in positive cycle and negative cycle (Complimentary transistors are used)
- Both the transistors are biased at cutoff.
- the half cycle  $Q_1$  is ON &  $Q_2$  is OFF we will get the half cycle at o/p
- -ve half cycle  $Q_1$  is OFF &  $Q_2$  is ON. we will get -ve half cycle at o/p.
- One transistor push the o/p to positive half and other transistor pull the o/p to negative half hence it is known as push-pull amplifier.





Power i/p

$$P_i(dc) = V_{cc} \times I_{dc}$$

∴ Pow o/p 
$$P_o(ac) = \frac{2 V_{om} V_{cc}}{\pi R_L}$$

$$I_{dc} = \frac{2 I_{om}}{\pi} = I_{avg}$$

$$= \frac{2 V_{om}}{\pi R_L}$$

$$I_{om} = \frac{V_{om}}{R_L}$$

$$P_o(ac) = V_{rms} \cdot I_{rms}$$

$$P_o(ac) = \frac{V_{om}}{\sqrt{2}} \cdot \frac{I_{om}}{\sqrt{2}}$$

$$V_{rms} = \frac{V_{om}}{\sqrt{2}}$$

$$I_{rms} = \frac{I_{om}}{\sqrt{2}}$$

$$P_o(ac) = \frac{V_{om} \cdot I_{om}}{2} \Rightarrow P_o(ac) = \frac{V_{om} \cdot V_{om}}{2 R_L} = \frac{V_{om}^2}{2 R_L}$$


Efficiency :-

$$\% \eta = \frac{P_o(ac)}{P_i(dc)} \times 100\% = \frac{V_{om}^2 / 2 R_L}{2 V_{om} V_{cc} / \pi R_L} \times 100\% \quad \because V_{om} = V_{cc}$$

$$\% \eta = \frac{V_{cc}^2 / 2 R_L}{2 V_{cc}^2 / \pi R_L} \times 100\% = \frac{\pi}{4} \times 100\%$$

$$\% \eta = 78.5\%$$

# Class AB Power Amplifier.



(a) use of  $V_{BE}$  divider


→ The base emitter junction of both  $Q_1$  &  $Q_2$  are required to provide a fixed bias.

→ Hence for silicon transistor a fixed bias of  $0.7 + 0.7 = 1.4V$  is required.

→ This can be achieved by using voltage divider circuit as shown in fig. (a).

→ This cut in  $V_{BE}$  of  $1.4V$  will change w.r.t temp. Hence there might be a possibility of distortion.

→ Instead of Resistor  $R_2$  two diodes can be used, to provide fixed bias as shown in fig (b) below.



(b) use of pair of diodes

→ As temperature changes the diode characteristics get changed and maintain the necessary biasing required to overcome the distortion.

\* Derivation for i/p power, o/p power & efficiency for Class AB is same as Class B amplifiers.\*

Problem:-


(22)

① The circuit shown in fig operates with sinusoidal o/p. Calculate

(i) Max AC power o/p

(ii) Power dissipation in each transistor:

(iii) Conversion efficiency at max power o/p



Soln :- It is a single supply version  $\therefore V_{cc} = \frac{20}{2} = \underline{10V}$

$$(i) P_o(ac) = \frac{V_{cc}^2}{2R_L} = \frac{(10)^2}{2 \times 8} = \underline{6.25W}$$

$$(ii) P_i(dc) = V_{cc} \cdot I_{dc}$$

$$P_{dc} = \frac{2I_m}{\pi}$$

$$P_{avg} = \frac{V_m}{R_L} = \frac{V_{cc}}{R_L}$$

$$P_{dc} = \frac{2 \times 1.25}{\pi}$$

$$I_m = \frac{10}{8} = \underline{1.25A}$$

$$P_i(dc) = 10 \times 0.795$$

$$I_{dc} = \underline{0.795A}$$



$$P_i(dc) = \underline{7.95W}$$

$$(iii) \% \eta = \frac{P_o(ac)}{P_i(dc)} \times 100\% = \frac{6.25}{7.95} \times 100\%$$

$$\% \eta = \underline{78.6\%}$$


# Class C Tuned Amplifier :-

→ Class C amplifier, transistor is 'ON' for less than half cycle (less than  $180^\circ$ ) of the ac i/p signal.



- Tank  $C \parallel R_L$  is used as a load.
- For class C - operation, the transistor has a reverse biased B-E voltage at a Q-point.
- $-V_{BB}$  is connected to the base circuit which reverse bias the B-E Junction.
- The transistor will conduct only when the input signal exceeds the cut-in  $V_{th}$ .

i/p & o/p  $V_{th}$  :-



$$f_r = \frac{1}{2\pi\sqrt{LC}}$$

$V_{pp}/(I_{max}) = \dots$  - DC power

$$P_{dc} = \frac{V_{pp}^2}{8R_{dc}}$$

$$P_{dc} = V_{cc} \cdot I_{dc}$$

- Power dissipated by the transistor

$$P_d = V_{CE(sat)} \cdot I_{dc}$$

- AC power

$$\begin{aligned} P_{ac} &= P_{dc} - P_d \\ &= V_{cc} \cdot I_{dc} - V_{CE(sat)} \cdot I_{dc} \\ &= [V_{cc} - V_{CE(sat)}] I_{dc} \end{aligned}$$

- Efficiency is given by,

$$\begin{aligned} \eta &= \frac{P_{ac}}{P_{dc}} \\ &= \frac{[V_{cc} - V_{CE(sat)}] I_{dc}}{V_{cc} \cdot I_{dc}} \end{aligned}$$

$$\eta = \frac{V_{cc} - V_{CE(sat)}}{V_{cc}}$$

$$\eta = 1 - \frac{V_{CE(sat)}}{V_{cc}}$$

$\because V_{CE(sat)} \ll V_{cc}$

$$\therefore \eta \geq 90\%$$

A E C  

---

21EC34

Module - 4



# Opamp DC and AC Amplifiers

Module-4

①

→ In opamp i/p can be DC or AC

OPAMP ⇒ Operational Amplifier.



→ In opamp ~~two~~ 3 types of circuit possible

- (i) Inverting amplifier.
- (ii) Non Inverting amplifier.
- (iii) differential amplifier.



$$V_o = A(V_+ - V_-)$$

Inv. Amp. ⇒  $V_+ = 0 \therefore V_o = -AV_-$



non-Inv. Amp ⇒  $V_- = 0 \therefore V_o = AV_+$

I. DC Input :- (DC signal Amplifier)


(i) Inverting Amplifier.



(ii) Non Inverting Amplifier




(iii) Differential Amplifier



II AC Input :- (AC signal amplifiers)


(i) Inverting Amplifiers



$C_1$  → Coupling capacitor  
 → It is coupling the ac signal to opamp!


Reactance  $X_{C1} = R_1$

(ii) Non Inverting Amplifiers






### (iii) Differential Amplifier,



$$V_0(t) = A(V_1(t) - V_2(t))$$

$V_1 > V_2 \rightarrow$  Non Inverting o/p  
 $V_2 > V_1 \rightarrow$  Inverting o/p



### DAC - Weighted Resistor :- (Data Converter)

→ The signal is available in two forms

- (i) Digital signal → 0 & 1, more accurate, reliable & can provide security ⇒ Most widely used. but difficult to understand by users
- (ii) Analog signal. → easily understood by the users.

→ At the user end the digital signal must be converted to analog signal, so that it can be easily understandable.

→ Two types of data converters.


- (i) Digital to analog converter (DAC)
- (ii) Analog to Digital Converter (ADC)

→ In DAC there are two types.

- (i) Binary weighted Resistor DAC
- (ii) R2R ladder DAC.

# Binary weighted Resistor DAC :-

(4)



→ opamp is used in Inverting Summing Amplifier Configuration.

→ Binary weighted resistors have the values  $2^1 R, 2^2 R, \dots, 2^n R$ .

→ Depending on number of bits the resistors are connected in the circuit.

→ the ~~Ckt~~ is designed for n-bits binary no.

→ The switch is connected to the reference and to the reference  $V_{tg}$ .

→ For Ex:- For 3 bit DAC 3 resistors are connected in the circuit.

→ In the circuit if  $d=0$  the switch is connected to ground and if  $d=1$  then the switch is connected to the reference  $V_{tg}$ .

→ This is how the digital data is connected to the circuit.

→  $d_1$  is considered as MSB &  $d_n$  is considered as LSB.

→  $R_f$  = Feedback resistor &  $V_o$  = o/p  $V_{tg}$ .

→ The o/p current is equal to current flowing through each resistor.

$$\therefore I_o = I_1^{d_1} + I_2^{d_2} + I_3^{d_3} + \dots + I_n^{d_n}$$

$$I_o = \left[ \frac{V_R d_1}{2R} + \frac{V_R d_2}{2^1 R} + \frac{V_R d_3}{2^2 R} + \dots + \frac{V_R}{2^n R} d_n \right]$$

$$\therefore I_0 = \frac{V_R}{R} [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n}] \quad (5)$$

O/P  $V_{out}$   $V_0 = -I_0 R_F$

$$\therefore V_0 = -\frac{V_R}{R} [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n}] R_F$$

Let  $\frac{V_R}{R} = N_{FA}$  #1 FA scale  $V_{FA}$  &

$$\rightarrow \frac{R_F}{R} = K \quad \text{if } R_F = R = 1 \text{ then } K = 1$$

$$\therefore V_0 = -V_R [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n}]$$

$d_1 \rightarrow$  MSB  $d_n \rightarrow$  LSB

$\rightarrow$  O/P  $V_{out}$  is proportional to input digital data.

$\rightarrow$  It is simple in design.

$\rightarrow$  but it requires many number of resistors if no of bit required is more.

Prob:-

① For a 6 bit DAC for 111111 with  $V_R = 10V$ .  
find  $V_0$ .

$$\begin{aligned} V_0 &= -V_R [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + d_4 2^{-4} + d_5 2^{-5} + d_6 2^{-6}] \\ &= -10 [1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} + 1 \times 2^{-4} + 1 \times 2^{-5} + 1 \times 2^{-6}] \end{aligned}$$

$$\boxed{V_0 = -9.844V}$$

② For 5 bit DAC find  $V_0$  for,  $V_R = 10V$ , Digital i/p = 10110 & Digital o/p = 10001

$$(i) V_0 = -V_R [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + d_4 2^{-4} + d_5 2^{-5}] \quad (6)$$

$$V_0 = -10 [1 \times 2^{-1} + 0 + 1 \times 2^{-3} + 1 \times 2^{-4} + 0]$$


$$V_0 = -6.875V$$

$$(ii) V_0 = -V_R [d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + d_4 2^{-4} + d_5 2^{-5}]$$

$$V_0 = -10 [1 \times 2^{-1} + 0 + 0 + 0 + 1 \times 2^{-5}]$$

$$V_0 = 5.3125V$$

DAC - R2R ladder :- (Inverted R2R ladder)



→ Here two resistors R & 2R are used that's why it is known as R2R ladder DAC.

→ Three bit digital ~~input~~ data circuit is designed.

→ The switch is either connected to inverting terminal of an op amp (⊖) to the ground.

→ Since the  $V_{tg}$  a/c non inverting terminal is zero

∴  $V_B = 0$  ∴  $V_A = 0$  due to virtual ground concept.

$$I_1 = \frac{V_R}{2R} = \left(\frac{V_R}{R}\right) 2^{-1} \rightarrow \text{node 1}$$

$$I_2 = \left(\frac{V_R}{2^2 R}\right) = \left(\frac{V_R}{R}\right) 2^{-2} \rightarrow \text{node 2}$$

$$I_3 = \left(\frac{V_R}{2^3 R}\right) = \left(\frac{V_R}{R}\right) 2^{-3} \rightarrow \text{node 3}$$

$$I_0 = b_1 I_1 + b_2 I_2 + b_3 I_3$$
$$= \left(\frac{V_R}{R}\right) 2^{-1} b_1 + \left(\frac{V_R}{R}\right) 2^{-2} b_2 + \left(\frac{V_R}{R}\right) 2^{-3} b_3$$

$$I_0 = \left(\frac{V_R}{R}\right) [b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3}]$$

$$\therefore V_0 = -R_f I_0$$

-ve sign indicates i/p is connected to inverting terminal.


$$V_0 = -\frac{R_f}{R} \cdot V_R [b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3}]$$

if  $R_f = R = 1$

$$V_0 = -V_R [b_1 2^{-1} + b_2 2^{-2} + b_3 2^{-3}]$$


$b_1 \rightarrow \text{MSB}$

$b_3 \rightarrow \text{LSB}$



# Successive Approximations - ADC (Converter)

- ADC will be available in the form of IC's.
- Most commonly used ADC is Successive Approximations
- Parameters to consider while selecting an ADC includes, Resolution, Conversion time, Speed of Conversion, cost & no of bits.
- Conversion time  $\Rightarrow$  is time taken by an ADC to convert an Analog signal into digital form.
- Ideally the Conversion time should be zero but practically, it should be as low as possible.
- If Conversion time is faster then the speed of operation will be more.



→ SAR ⇒ Successive Approximation Resistor receives Comparator o/p, SOC signal & clock signal as i/p and it provides EOC signal & digital o/p as o/p signal. (9)

→ O/p of SAR is applied as i/p to DAC, the o/p of DAC is  $V_D$  is one of the i/p to the Comparator.

→ When  $V_D$  is less than  $V_A$ , then the Comparator o/p goes high.

→ When  $V_D$  is greater than  $V_A$ , then the Comparator o/p goes low.

Operation:

→ Initially ~~SAR~~ <sup>SOC</sup> is applied to SAR, then the SAR will reset.

→ Then the o/p of SAR is  $d_1 \dots d_8 = 0000\ 0000$  for 8-bit ADC.

→ Assume Analog i/p  $V_A = 11010010$ .

→ Now o/p of SAR is applied as i/p to DAC, as the o/p of DAC is  $V_D$ .

→ Now  $V_D$  is less than  $V_A$ , the o/p of comparator goes high. = 1, then o/p of SAR will be

again  $1000\ 000$

→ This is applied as i/p to DAC. This  $V_D$  is less compared to  $V_A$ .

→ The o/p of comparator goes high.

→ Then SAR o/p will be  $1100\ 0000$   
operation  $d_1, d_2$

→ This will repeat.

the o/p of SAR  $\Rightarrow 1110\ 0000$

→ Now  $V_D$  is higher than  $V_A$ , the O/P of Comparator goes low, then.

$d_1 \dots d_8 \Rightarrow 1101\ 0000$

→ This process will continue until  $V_D = V_A$ .

→ Then SAR receives end of Conversion Command and stops the conversion.  
end  $EOC = 1$

Ex:- ① For  $n$  bit SAR,  $f = 2\text{MHz}$  find the Conversion time for ADC.

Soln  $f = 2\text{MHz} \Rightarrow T = \frac{1}{f} = \frac{1}{2\text{M}} \Rightarrow \boxed{T = 0.5\mu\text{s}}$

Conversion time =  $n \times T = 8 \times 0.5\mu\text{s}$

$\boxed{\text{Conversion time} = 4\mu\text{s}}$

② When i/p  $V_{tq} = 10\text{V}$ , for an 8 bit ADC find the Resolution.

Soln:- The resolution can be defined as the max no of o/p bits available at the o/p of the ADC.

also, Resolution =  $\frac{V_{FS}}{2^n - 1} = \frac{10}{2^8 - 1} = \frac{10}{255} \Rightarrow \boxed{R = 0.39\text{V}}$



$$V_A = 13.2 \text{ V} \Rightarrow 1101$$

# Successive Approximation (ii)

Example (i)

EOC=1

SAR Present State	$V_0$	SAR Next State
0000	1	1000
1000	1	1100
1100	1	1110
1110	0	1101

13V

$\Rightarrow V_A = V_D$  then  
EOC=1

Subscribe EC ACADEMY on Youtube

# Example (2)

$$V_A = \overset{2^7}{1} \overset{2^6}{1} \overset{2^5}{0} \overset{2^4}{0} \overset{2^3}{1} \overset{2^2}{0} \overset{2^1}{0} \overset{2^0}{0} \Rightarrow 212V$$

128 64 16 4

Initially SAR is reset 0000 0000

Comp o/p = 1  
 $V_A > V_D$  Then MSB bit is set as 1

$$d_1 \dots d_8 \Rightarrow 1000 \ 0000$$

again  $V_A > V_D$  Comp o/p = 1

$$d_1 \dots d_8 \Rightarrow 1100 \ 0000$$

$V_A > V_D$  Comp o/p = 1

$$d_1 \dots d_8 \Rightarrow 1110 \ 0000$$

$V_A < V_D$  Comp o/p = 0

$$d_1 \dots d_8 \Rightarrow 110\hat{1} \ 0000$$

↑  
Previous set bit is reset & next bit is set.

$V_A > V_D$  Comp o/p = 1


$$d_1 \dots d_8 \Rightarrow 1101 \ \hat{1} \ 0000$$

$V_A \neq V_D$  Comp o/p = 0

$$d_1 \dots d_8 \Rightarrow 1101\hat{1} \ \hat{1} \ 0000 \Rightarrow V_A = V_D$$


$V_A < V_D$  Comp o/p = 0 o/p EOC = 1

$$d_1 \dots d_8 \Rightarrow 1101\hat{0} \ \hat{0} \ 0000 \Rightarrow V_A = V_D \text{ then } EOC = 1$$




# Small signal Half wave Rectifier:

## (i) Positive - Small Signal Half wave Rectifier



Circuit



i/p & o/p waveforms

→ are used to <sup>Precisely</sup> rectify voltages having amplitude less than 0.7V

→ Hence the name - Small Signal precision Rectifier.

→ <sup>During</sup> Positive half cycle of i/p → opamp produces high positive o/p ( $V_o'$ )

→ hence Diode  $D_1$  is forward biased hence o/p is obtained at load resistor.

→ The circuit is similar to Voltage follower circuit

Hence,  
due to virtual ground

$$V_A = V_B \quad \because V_B = V_{in} \quad \therefore V_A = V_{in}$$

$$\therefore \boxed{V_o = V_A} \quad \because \boxed{V_o = V_{in}}$$



→ During negative half cycle of i/p

$$\boxed{V_o' = -V_{in}}$$

→ Hence diode will be reverse biased and hence  $V_{o} = 0$   
 there will be no o/p ~~will be~~.  $V_{o} = 0$

$$V_o = 0$$

(ii) Negative Small signal Half wave rectifier:



→ During positive half of i/p cycle diode  $D_1$  is reverse biased & hence no o/p  $V_{o} = 0$

→ During negative half of i/p cycle diode  $D_1$  is forward biased hence o/p is obtained across the load resistor.

$$V_A = V_B$$



$$\because V_B = -V_{in} \therefore V_A = V_{in}$$

$$\because V_o = V_A \Rightarrow$$

$$V_o = -V_{in}$$

# Absolute Value output Circuit


→ This circuit produce the o/p signal in Positive direction, hence it is also called as full wave Rectifier



Working is

→ During positive half of i/p cycle.

→ D1 will be forward biased and D2 will be reverse biased



→ In this condition, V1 will be (at non-inverting terminal)

$$V_1 = \frac{R(V_p - V_{D1})}{R+R}$$

Vp → peak Vtg of i/p.

V<sub>D1</sub> → Vtg drop across Diode D<sub>1</sub>

→ ~~The~~ ~~Vtg~~  $V_1 = \frac{R(V_p - V_{D1})}{2R}$

$$V_1 = \frac{(V_p - V_{D1})}{2}$$

$$V_2 = \frac{R(V_0 - V_{D3})}{R+R} = \frac{R(V_{0(+)} - V_{D3})}{2R} \Rightarrow \boxed{V_2 = \frac{V_{0(+)} - V_{D3}}{2}} \quad (16)$$

From virtual ground  $V_1 = V_2$

$$\therefore \frac{V_p - V_{D1}}{2} = \frac{V_{0(+)} - V_{D3}}{2}$$


$$\boxed{V_{0(+)} = V_p}$$

$\because$   $V_{fg}$  drop across both the diodes are same

$$\therefore V_{D1} = V_{D3}$$

$\rightarrow$  During negative half of i/p cycle.


$\rightarrow$  Diode  $D_2$  will be forward biased and  $D_1$  will be reverse biased



$$V_{th} = \frac{R(V_p - V_{D2})}{R+R} \Rightarrow \boxed{V_{th} = \frac{V_p - V_{D2}}{2}}$$

$$R_{th} = \frac{R^2}{2R} \Rightarrow \boxed{R_{th} = \frac{R}{2}}$$

Thevenin's equivalent ckt:-



$$\Downarrow$$

$$V_{out(-)} - V_{D3} = V_p - V_{D2}$$

$$\because V_{D3} = V_{D2}$$

$$\boxed{V_{out(-)} = V_p}$$

by chr of diode  $I_1 = I_2$

$$\frac{(V_{out(-)} - V_{D3}) - V_2}{R} = \frac{V_2 - V_{th}}{R/2}$$

From virtual ground  $V_1 = V_2$

$$V_{out(-)} - V_{D3} = -2V_{th}$$


$\Downarrow$

$\because V_1 = 0 \therefore V_2 = 0$   
Watermarkly

# Filters :-

Ex: Water Filter → Pure water (selective part)  
→ Block unwanted particles.

Filter :- It is the circuit that pass the selective portions and ~~pass~~ Block the unwanted portion of the signal.



→ If we want to pass a particular Frequency ( $F_1$ ) and block other frequency ( $F_2$  &  $F_3$ ). This type of operation can be performed in filters.

→ So a particular freq is passed & other frequencies are blocked in filters


Filters → Passive Filters ⇒ R, L & C are used (without amplified)  
→ Active Filters ⇒ along with R, L & C we are using opamp. (with amplifiers)

## Types of operations


a) Low pass Filters → which pass low frequencies & block high frequencies.

b) High pass Filter → which pass high frequencies.

c) Band pass Filters → which can pass particular frequencies.





d) Band Reject Filter → It blocks particular frequencies and allows all other frequencies.




## ① Low pass Filters :-

$F_c$  → Cutoff freq  
low ⇒ less than  $F_c$   
high ⇒ more than  $F_c$





PB → Pass Band  
SB → Stop Band.




$$F = \frac{1}{2\pi RC}$$

- Capacitor & Resistor values will decide what freq is to allow & block.


- Below this freq Capacitor block the signal
- Greater than this freq Capacitor allows the signal.



Actual Response:-



roll of rate depends on different circuit. it is smaller or greater



Same circuit, Connected in series. then roll off rate will be = -40 dB/dec.

- If One Capacitor & One resistor is present  $\Rightarrow$  First order Filter (single pole) (-20 dB/dec roll off rate)

- If two Capacitor & two resistor is present  $\Rightarrow$  Second order Filter (double pole) (-40 dB/dec roll off rate)

Both First & Second order Filter operation is same only difference is in roll off rate.




## Pass Band :-

- is the range of frequencies that are allowed to pass through the filter with min attenuation.
- Frequencies less than  $F_c$  will be passed

## Transition region :-

- change b/w one pass band to stop band.



## Stop band :-

- The particular range of freq that have most attenuation.
- Freq greater than  $F_c$


## Cut off freq :- (Critical Freq)

- It is the isolation b/w Pass band and Stopband.



$$F_c = \frac{1}{2\pi RC}$$

## Bandwidth :- Range from 0 to $F_c = F_c$


# High Pass Filter



## Ideal Response.



## Actual Response



① Pass Band :- The freq greater than  $F_c$  will pass & freq less than  $F_c$  will be attenuated.

② Stop Band :- The freq less than  $F_c$ .

③ Transition region :-


roll off rate =  $-20\text{ dB/dec} \Rightarrow$  First order filter  
=  $-40\text{ dB/dec} \Rightarrow$  Second order filter

$$F_c = \frac{1}{2\pi RC}$$

$$A = 1 + \frac{R_f}{R_i}$$

# Active Filters


- (i) Low pass Filter
- (ii) High pass Filter.



- (i) Low pass :- pass low freq
- (ii) High pass :- pass high freq

## I. Low pass Filter :- a. First order

$\rightarrow$  uses non Inverting Amplifier  
 $\rightarrow$  O/P should be ac signal (freq present in only ac)



### Filter design :-


Cutoff freq  $F_c = \frac{1}{2\pi RC}$

here  $R = X_c$   $X_c \rightarrow$  Capacitance reactance  
 $R = \frac{1}{\omega_c C}$

Band width 0 to  $F_c \therefore BW = F_c - 0$   
 $BW = F_c$

### Amplifier design :-



$$A = 1 + \frac{R_f}{R_1}$$



## b. Second order

## Second order LPF

- Also known as two pole selective circuit.



Design :-

$$F_c = \frac{1}{2\pi \sqrt{R_A R_B C_A C_B}}$$

$$= \frac{1}{2\pi \sqrt{R^2 C^2}}$$

$$F_c = \frac{1}{2\pi RC}$$

if  $R_A = R_B = R$   
 $C_A = C_B = C$

- we have same formulas for  $F_c$ , BW & A as in first order.

- only difference is in roll off rate =  $-40 \text{ dB/dec}$  for 2nd order.

- slope of 2nd order is very less compared to first order filter.

Bandwidth =  $F_c$

gain  $A = 1 + \frac{R_f}{R_1}$

### Butterworth Filter :-

- Filter with gain  $A = 1.56$ .

Problem 1 :- Design a Butterworth <sup>low pass</sup> filter with  $F_c = 7.23 \text{ kHz}$ . Assume equal R & C.  $C = 22 \text{ nF}$  &  $R_2 = 1 \text{ k}\Omega \rightarrow R_f$

Soln :-  $F_c = \frac{1}{2\pi RC} \Rightarrow R = \frac{1}{2\pi F_c C} = \frac{1}{2\pi \cdot 7.23 \times 10^3 \times 22 \times 10^{-9}} \Rightarrow R = 1 \text{ k}\Omega$

$R_A = R_B = 1 \text{ k}\Omega$

$A = 1 + \frac{R_f}{R_1}$

take  $A = 1.56$

For Butterworth filter  $A = 1.56$



$1.56 = 1 + \frac{1 \text{ k}}{R_1} \Rightarrow \frac{1 \text{ k}}{R_1} = 0.56 \Rightarrow R_1 = \frac{1.78}{0.56} \text{ k}\Omega$

\* Draw the Ckt & substitute all the values.

## II. High pass Filter:

### (a) First order HPF:

(23)



Design:- (similar to the Low pass Filter)

$$f_c = \frac{1}{2\pi RC}$$

$$R = X_c$$



$$BW = f_c$$

$$R = \frac{1}{\omega_c C}$$

$$A = 1 + \frac{R_f}{R_1}$$

$$R = \frac{1}{2\pi f_c C}$$

### (b) Second order HPF:-



Design:-

$$f_c = \frac{1}{2\pi \sqrt{R_A R_B C_A C_B}}$$

if  $R_A = R_B = R$   
 $C_A = C_B = C$

Butter worth Filter:

- Filter with gain

$$f_c = \frac{1}{2\pi \sqrt{R^2 C^2}}$$

$$BW = f_c$$

$$A = 1.56$$

$$f_c = \frac{1}{2\pi RC}$$



$$A = 1 + \frac{R_f}{R_1}$$

Watermarkly

- We have discussed 5 types of Filters.

- (i) First order Low pass Filter
  - (ii) First order High pass Filter
  - (iii) Second order Low pass Filter
  - (iv) Second order High pass Filter
- } all these filters design using (V) Butterworth Filter.


Band pass Filters:- Combination of low pass & High pass Filter




- It is known as Band Reject Filter.
- Band Stop Filters.

- In Band pass Filter

Actual response



# Band Pass Filter




Design :-

$$F_{c1} = \frac{1}{2\pi \sqrt{R_{A1} R_{B1} C_{A1} C_{B1}}}$$

$$F_{c2} = \frac{1}{2\pi \sqrt{R_{A2} R_{B2} C_{A2} C_{B2}}}$$

Series Amplifier



$$V_{02} = A_2 V_{01}$$

$$V_{02} = A_2 A_1 V_i$$

∴ gain

$$A = \left(1 + \frac{R_f}{R_1}\right) \left(1 + \frac{R_f}{R_2}\right)$$

Bandwidth :-

$$BW = F_{c2} - F_{c1}$$

Center freq  $\Rightarrow F_0 = \sqrt{F_{c1} F_{c2}}$

Quality factor  $Q = \frac{\text{Center freq}}{BW} = \frac{F_0}{F_{c2} - F_{c1}}$

Represents constant gain portion.

$$Q = \frac{\sqrt{F_{c1} F_{c2}}}{F_{c2} - F_{c1}}$$



- to get good Quality factor we should have good Center freq.

Problem :-

(26)

① In a BPF ;  $R_{A1} = R_{B1} = 33K$  &  $R_{A2} = R_{B2} = 10K$ ,  $C_{A1} = C_{A2} = C_{B1} = C_{B2} = 100PF$ , Find Quality Factor ; Bandwidth & Center freq.

$$Q = \frac{\sqrt{F_{c1} F_{c2}}}{F_{c2} - F_{c1}}$$

(05)

$$Q = \frac{f_0}{B.W.}$$

$$F_{c1} = \frac{1}{2\pi \sqrt{R_{A1} R_{B1} C_{A1} C_{B1}}}$$
$$= \frac{1}{2\pi RC} = \frac{1}{2\pi \times 33K \times 100P}$$
$$F_{c1} = 48.23KHz$$

$$F_{c2} = \frac{1}{2\pi \sqrt{R_{A2} R_{B2} C_{A2} C_{B2}}}$$

$$F_{c2} = \frac{1}{2\pi RC}$$
$$= \frac{1}{2\pi \times 10K \times 100P}$$

$$F_{c2} = 159.15KHz$$

$$BW = F_{c2} - F_{c1} = 159.15K - 48.23K$$

$$BW = 110.93KHz$$

$$f_0 = \sqrt{F_{c1} F_{c2}} = \sqrt{48.23K \times 159.15K}$$

$$f_0 = 87.611 \times 10^3$$



$$Q = \frac{f_0}{BW} = \frac{87.611K}{110.93K} = \underline{\underline{0.79}}$$

$$Q = 0.79$$




# Band stop Filter (Band Reject).

(27)



Design :- (Same as Band pass Filter)



$$f_c = \sqrt{f_H f_L}$$

$$f_H = \frac{1}{2\pi \sqrt{R_{A1} R_{B1} C_{A1} C_{B1}}} = \frac{1}{2\pi RC} \quad \text{if } R_{A1} = R_{B1} = R, C_{A1} = C_{B1} = C$$

$$f_L = \frac{1}{2\pi \sqrt{R_{A2} R_{B2} C_{A2} C_{B2}}} = \frac{1}{2\pi R'C'} \quad \text{if } R_{A2} = R_{B2} = R', C_{A2} = C_{B2} = C'$$

Problem :- Design a Band rejected filter having  $F_H = 400 \text{ Hz}$  &  $F_L = 2 \text{ KHz}$  with ~~band~~ pass band gain of 2. (271)

Ans - given,  $F_H = 400 \text{ Hz}$  &  $F_L = 2 \text{ KHz}$ .

Assume  $C = 0.01 \mu\text{F} = C_{A2} = C_{B2}$

- For high pass section.  $\rightarrow$

$$F_L = \frac{1}{2\pi R' C} \Rightarrow 2 \text{ K} = \frac{1}{2\pi R' \times 0.01 \mu} \Rightarrow R' = 7.957 \text{ K}\Omega = R_{A2} = R_{B2}$$

- For low pass section  $\rightarrow$  assume  $C = 0.05 \mu\text{F} = C_{A1} = C_{B1}$

$$F_H = \frac{1}{2\pi R C} \Rightarrow 400 = \frac{1}{2\pi R \times 0.05 \mu} \Rightarrow R = 7.957 \text{ K}\Omega = R_{A1} = R_{B1}$$

- gain of both sections must be 2.

$$\therefore A_F = 1 + \frac{R_f}{R_1} = 2.$$

$$\frac{R_f}{R_1} = 1$$

$$R_f = R_1 = 10 \text{ K}\Omega \text{ (assume).}$$

- For Summing Amplifier, let gain be = 1

$$R_4 = R_5 = R_3 = 10 \text{ K}\Omega.$$

$$R_3 = \frac{R}{3} = \frac{10 \text{ K}}{3} = 3.33 \text{ K}\Omega.$$

\* Write the Circuit \*

# 555 Timer IC

- It can produce accurate & highly stable time delays @ oscillations.



- It is a 8-pin IC

- 3 resistors are used with  $5K\Omega$  hence 555 timer


Applications - Monostable, astable multivibrator

- Waveform generator.


- DC to DC Converters

- Voltage Regulator


- Alarms



Block diagram :-




### 1. Resistors




$$V_A = \frac{10}{15} V_{cc} \Rightarrow \boxed{V_A = \frac{2}{3} V_{cc}}$$

$$V_B = \frac{5}{15} V_{cc} \Rightarrow \boxed{V_B = \frac{1}{3} V_{cc}}$$

### 2. Comparator.




— Since it is open loop opAMP  
O/P  $\Rightarrow +V_{sat}$   $\odot$   $-V_{sat}$ .




If  $V_{in} > V_{ref} \Rightarrow V_o = -V_{sat}$ .  
If  $V_{in} < V_{ref} \Rightarrow V_o = +V_{sat}$ .

As per diagram.



$Trq > \frac{1}{3} V_{cc} \Rightarrow O/P = LOW$   
 $Trq < \frac{1}{3} V_{cc} \Rightarrow O/P = HIGH$

### 3. FlipFlop



S	R	Q	Q
0	0	No change	NC
0	1	Reset	Set
1	0	Set	Reset
1	1	Invalid	Invalid

→ At Trigger Pin  $\text{i/p}$  is applied to Inverting Comparator (30)

→ if negative pulse is applied to pin 2

then  $V_{in} < V_{ref}$

- o/p of Comparator will be high (1)

→ high o/p of Comparator is given as i/p at 'R' of SR Flip Flop.

then  $Q = 0$

- o/p of ~~Comparator~~ 555 timer is high.



→ Q is connected as i/p to the transistor then transistor will be off.

→ At non-inverting amplifier

When  $V_{th} > \frac{2}{3} V_{cc}$

- o/p of comp will be high.

- ~~high~~ high o/p of comp is given as i/p at 'S' of SR Flip Flop

then  $Q = 1$

$\bar{Q} = 0$

- o/p of 555 timer is low




- Purpose of control  $V_{tg}$  is to change the pulse width with the help of POT.


- Discharge pin is used to discharge any charges using external circuit.

# Astable Multivibrator :- [555 timer]

- Free running
- does not require external trigger



- $R_A, R_B$  &  $C \rightarrow$  will drive the circuit.
- And helps in free running.



- Pin 6 is threshold which is i/p to non Inverting Comparator 1
- Pin 2 is trigger which is i/p to Inverting Comparator 2

- $Q$  is connected to transistor base
- $\bar{Q}$  is connected to the O/P stage.
- Let us assume  $\bar{Q} = 1$  &  $Q = 0$ . Since  $Q$  is connected to base of transistor  $Q_1$ 
  - transistor will be in cutoff.
  - Hence Capacitor will charge through  $R_A$  &  $R_B$ .
  - Now  $V_{CC}$  will appear as i/p to Comp 1 then  $V_C > 2/3 V_{CC} \therefore$  O/P of Comp 1 = 1
  - hence.  $S = 1 \therefore Q = 1$  &  $\bar{Q} = 0$ .

- Therefore  $O/P = 0$

-  $V_{CC}$  will also appear as i/p to Comp 2.


$\therefore$  It is Inverting Comparator  
 $\therefore V_C > 2/3 V_{CC}$   
 O/P of Comp 1 = 0

- Since  $Q = 1 \therefore$  transistor  $Q_1$  is on.  
 - Capacitor will discharge, hence  $V_C$  will be less.

- Now when  $V_C$  is i/p to Comp 2

$V_C < 1/3 V_{CC}$  then Comp 2 O/P = 1  
 $Q = 0$  &  $\bar{Q} = 1 \therefore$   $O/P$  Stage = 1




⑤ Duty cycle =  $\frac{t_c}{T} \times 100$   
 $= \frac{R_A + R_B}{R_A + 2R_B} \times 100$



① charging time =  $t_c = 0.69 (R_A + R_B) C$   
 ② discharging time =  $t_d = 0.69 (R_B) C$   
 Capacitor time =  $t_c + t_d = 0.69 (R_A + 2R_B) C$   
 $\therefore$  freq. of oscillation =  $f_o = \frac{1}{T} = \frac{1.45}{(R_A + 2R_B) C}$

# Monostable Multivibrator using 555

- One stable pulse.
- one shot Multivibrator.
- Needs external trigger pulse for O/P = 1 (high).
- else O/P remains low.





- Initially the o/p is low.  
 → trigger pulse is applied at i/p of Comp 2  
 then  $t_{ig} < \frac{1}{3} V_{cc}$ .

- then the o/p of Comp 2 is high. (Inverting Comparator)

- SR F.F. is reset then  $Q = 0$  &  $\bar{Q} = 1$

- 1 is the i/p to the o/p stage & the o/p will be high for some time

→ when  $Q = 0$ , will set transistor  $Q_1$  to be off & act as open circuit

- then Capacitor starts ~~discharging~~ charging with  $V_{cc}$ .


- at pin no 6 i/p is equal to  $V_{cc} > \frac{2}{3} V_{cc}$

- then the o/p of Comp 1 is high (non Inverting Comparator)

- SR F.F. is set then  $Q = 1$  &  $\bar{Q} = 0$

- since  $\bar{Q} = 0$  the o/p will be low.

- the capacitor starts discharging since  $Q_1$  act as short circuit.



A E C

---

21 EC 84

Module - 5


Subscribe EC ACADEMY on Youtube

Introduction to Power Electronics

Power Electronics is one of the important branches of Electronics and Electrical Engineering. It deals with conversion and control of electric energy. We know that AC Voltage and current of fixed frequency is available from mains. This supply cannot be used always directly.

For example computer needs (Switch mode power supply) SMPS for its working.

Basic Inputs/outputs of power Electronic System



The above fig shows Basic Input/output of Power Electronic System. The electric energy in one form is given at the input. The power electronic system converts the electric energy in the other form. For example, the input may be AC & the o/p can be DC. we know that such conversion is performed by rectifier. Thus rectifier is a Power Electronic System.

The Power Electronic System thus performs conversion of electric energy. It also controls the amount of electric energy to be given to the output. The word power means high amplitude of current and voltage.

## Brief History of power Electronics (2)

- \* The first power electronics device developed was the mercury Arc Rectifier during the year 1900.
- \* The other power devices like metal tank rectifier, grid controlled vacuum tube rectifier, ignitron, phenotron; thyatron and magnetic amplifier were developed & used gradually for power control application until 1950s.
- \* The first SCR (Silicon controlled Rectifier) or Thyristor was invented & developed by Bell Lab's in 1956 which was first PNP triggering transistor.
- \* The second electronic revolution began in the year 1958 with the development of commercial grade Thyristor by the General Electric Company (GE). Thus the new area of power electronics was born.
- \* After that many different types of power semiconductor devices & power conversion techniques have been introduced.
- \* The power electronics revolution is giving us the ability to convert, shape & control large amount of power.

Block diagram of the generalized power system is shown in ~~above~~ below. (3)

Power Source may be an ac Supply System or a dc Supply System. In India 1 phase and 3 phase 50 Hz ac Supplies are readily available in most locations. Very low power drives are generally fed from single phase (1 $\phi$ ) Source. Rest of the drives are powered from 3 phase Source.

Power modulator : Power modulator converts electrical energy of the source as per the requirement of the load. For example if the load is a dc motor, the modulator output must be adjustable direct voltage.

In case of load is 3 phase Induction motor, the modulator may have adjustable voltage & frequency at its output terminal. When power modulator performs this function, it is known as converter. motor commonly used in power electronic systems are


- (1) DC motors (Shunt, Series, Compound and permanent magnet)
- (2) Induction motors (Squirrel-cage, wound rotor & Linear)
- (3) Synchronous motors (wound field and permanent magnet)
- (4) Brushless DC motors.
- (5) Stepper motors
- (6) Switched Reluctance motors.

Power modulators are controlled by a control unit. Nature of the control unit for a particular system depends on the power modulator that is used.

Control unit operates at much lower voltage and power level.

Sensing unit measures the load parameters. Say speed in case of Rotating machine & compares it with the command.

### Power Electronic System Block diagram



## Types of power converters or Types of power Electronic circuits ⑤

For the control of electric power supplied to the load or the equipment/machinery or for power conditioning the conversion of electric power from one to other is necessary. The switching characteristic of power semiconductor devices (Thyristors) facilitate these conversions.

The different types of power converters are

- (1) Phase controlled Rectifiers (AC to DC converters)
- (2) Choppers (DC to DC converters)
- (3) Inverters (DC to AC converter)
- (4) Cycloconverters (AC to DC converters)
- (5) AC voltage controllers (AC Regulators)

### (i) Phase controlled Rectifiers (AC to DC converters)

These controllers convert fixed ac voltage to a variable dc output voltage. These converters take power from one or more ac voltage/current sources of single or multiple phases and deliver to a load. The output variable is a low ripple dc voltage or dc current. These controller circuits use line voltage for their commutation. Hence they are also called as line commutated or naturally commutated ac to dc converters. These circuit include diode Rectifiers and Single/Three Phase controlled circuits.

## Applications:

(2)

- (1) High voltage dc Transmission Systems.
- (2) Dc motor drives.
- (3) Regulated Dc power Supplies
- (4) Static VAR compensator.
- (5) Battery charger circuits.
- (6) wind generator converters.

## (2) Choppers (Dc to Dc converters)

A chopper converts fixed dc input voltage to a variable dc output voltage. The dc output voltage may be different in amplitude than the input source voltage. Choppers are designed using semiconductor devices such as power transistor, IGBTs, GTO, Power MOSFET & Thyristors. Output voltage can be varied steplessly by controlling the duty ratio of the device by low power signals from a control unit. Chopper has either a battery, a solar powered dc voltage source or line frequency (50-60 Hz) derived dc voltage source.

Applications: Dc Drives

Battery driven vehicle

Electric traction.

Switched mode power Supplies

Subway Cars



### (3) Inverters (DC to AC Converters)

(7)

An Inverter converts a fixed DC voltage to an AC voltage of variable frequency & of fixed or variable magnitude. A practical Inverter has either a battery, a solar powered DC voltage source or a line frequency (50Hz) derived DC voltage source. Inverters are widely used from very low power portable electronic systems such as flashlight discharge system in a photography camera to very high power industrial systems.

Inverters are designed using semiconductor devices such as power transistor, MOSFETs, IGBTs, GTO and Thyristor.

#### Application:

- (1) Uninterrupted Power Supply (UPS)
- (2) Aircraft and Space Power Supplies.
- (3) Induction & Synchronous motor drives.
- (4) High voltage DC Transmission System.
- (5) Induction Heating Supplies

### (4) Cycloconverters (AC to AC Converters)

These circuits convert input power at one frequency to output power at a different frequency through one stage conversions. These are designed using Thyristors and are controlled by triggering signals derived from a control unit.

The output frequency is lower than the source frequency. Output frequency in Cycloconverter is a simple fraction such as  $\frac{1}{3}$ ,  $\frac{1}{5}$  and so on of the source frequency.

These are mainly used for slow speed, very high power industrial drives.

Applications: Ac drives like Rotary kiln, multi-mw ac motor drives.

### 5) AC Voltage Controllers (AC Regulators)

These converters convert fixed ac voltage directly to a variable ac voltage at the same frequency using line commutation.

These converters employ a thyristorised voltage controller.

Applications: Lighting Control

Speed control of large fans & pumps.

Electronic tap changers.

# Power Electronic Applications (9)

- (1) Home appliances: Refrigerators, Sewing machines, photography, Airconditioning, food warming trays, washing machines, lighting dryers, Vacuum cleaners, grinders and mixers.
- (2) Games and Entertainment  
Games and Toys, Televisions, movie projectors.
- (3) Commercial: Advertising, Battery chargers, blenders, Computers, Electric fans, Electronic ballasts, hand power ~~tools~~ tools, vending machines.
- (4) Aerospace: -  
Aircraft power system, Space vehicle power systems, Satellite power system.
- (5) Automotive:  
Alarms & Security systems, Electric vehicles, audio and RF amplifiers, Regulator.
- (6) Industrial:  
Elevators, UPS, welding equipment, ultrasonic generators, power supplies, printing press, machine tools, Electric vehicles, Electromagnet, Electronic ignitions, ovens, Electric furnaces  
etc

(7) medical

Fitness machines, Laser power Supplies, medical Instrumentation.

(8) Security System

Alarm and Security System, radar/Sonar.

(9) Telecommunication

uninterruptible power Supplies (UPS), Solar power Supplies, wireless communication power Supplies.

(10) Transportation

magnetic levitation, train & Locomotives, motor drives.

(11) Utility System

NAR Compensators, power factor correction, static circuit Breakers.


Subscribe to ES ACADEMY on YouTube

# SCR (Silicon Controlled Rectifier)


→ Silicon Semiconductor material.

→ Control → AC to DC Conversion.

## Construction



## Symbol




## Working :-

1. Forward blocking Mode
2. Forward Conduction Mode
3. Reverse blocking Mode.

$J_1$   
 $J_2$   
 $J_3$ 
} → FB → Forward Conduction of SCR

## 1. Forward blocking Mode




$J_1$  → FB

$J_2$  → RB

$J_3$  → FB


SCR will not conduct



## 2. Forward Conduction mode.

$J_1$   
 $J_2$   
 $J_3$ 
} FB → SCR starts conducting.

## 3. Reverse blocking mode



$J_1$  → RB

$J_2$  → FB

$J_3$  → RB



# Thyristor

Thyristor is a general name given to a family of power semiconductor switching devices, all of which are characterized by a Bistable Switching action depending upon the PNPV regenerative feedback. The Thyristor has 4 or more layers and Three or more junctions.

The SCR (Silicon Controlled Rectifier) is the most widely used and Important member of the Thyristor family.

## PRINCIPLE OF operation of SCR

Symbol



The Structure and Symbol of the Thyristor [SCR] is shown in above diagram. It is a Four Layered PNPV switching device, having Three junctions  $J_1$ ,  $J_2$ , &  $J_3$ . It has three external terminals namely Anode (A), Cathode (K) and gate (G). The anode and Cathode are connected to the main power circuit. The

Subscribe EC ACADEMY on Youtube

(12)

gate terminal carries a low level gate current in the direction gate to cathode. Normally the gate terminal is provided at the P-layer near the cathode.

when operation: when anode is made positive with respect to cathode, the junctions  $J_1$  &  $J_3$  are forward biased but the middle junction  $J_2$  becomes reverse biased. Thus the junction  $J_2$  because of the presence of depletion layer does not allow any current to flow through the device. only leakage current, negligibly small in magnitude, flows through the device due to the drift of the mobile charges. This current is insufficient to make the device conduct. ~~The~~ In other words, the SCR under the forward biased condition does not conduct. This is called as the forward blocking state OR off state of the device.

when Anode to Cathode voltage increases, the width of the depletion layer at the junction  $J_2$  decreases.

If again anode to cathode voltage is kept a stage comes when the depletion layer at  $J_2$  vanishes. The reverse biased junction  $J_2$  will breakdown due to the large voltage produced across its depletion layer. This phenomenon is known as the Avalanche Breakdown.

(13)

Since the other junctions  $J_1$  and  $J_3$  are already forward biased, there will be a free carrier movement across all the three junctions resulting in a large amount of current flowing through the device from anode to cathode. Due to the flow of this forward current, the device starts conducting & it is then said to be in the conducting state or ON state.

When anode is made negative with respect to cathode (cathode is positive), the junctions  $J_1$  &  $J_3$  are reverse biased & the junction  $J_2$  become forward biased.


Thus the junctions  $J_1$  &  $J_3$  do not allow any current through the device. Only a very small amount of leakage current may flow because of the drift of the charges. The leakage current is again insufficient to make the device conduct. This is known as the Reverse Blocking State or OFF State of the device.

The different types of Thyristors are


- (1) SCR (Silicon Controlled Rectifier)
- (2) TRIAC
- (3) DIAC (4) GATE TURN OFF THYRISTOR (GTO)



Static anode - cathode characteristics of SCR. (14)



V-I Characteristic of SCR



$V_{BO}$  → Forward breakover voltage.

$I_L$  → Latching current,  $I_H$  → Holding current

$V_{BR}$  → Reverse Breakover voltage.

$I_G$  = Gate current

Static anode-cathode characteristic of SCR (15)  
can be classified into 3 Region.

- (1) Forward Blocking Region
- (2) Forward Conduction Region.
- (3) Reverse Blocking Region

### (1) Forward Blocking Region

In this Region, the anode is made positive with respect to the cathode & therefore Junction  $J_1$  &  $J_3$  are forward biased while the junction  $J_2$  remains reverse biased. Hence the anode current is a small forward leakage current. The Region on of the  $V-I$  characteristic is known as the forward blocking region when the device does not conduct.

### (2) Forward Conduction Region :

When the anode to cathode forward voltage is increased with gate circuit kept open, avalanche breakdown occurs at the junction  $J_2$  at a critical forward break over voltage ( $V_{BO}$ ) & SCR switches into a Low Impedance condition. Forward Breakover voltage is corresponding to the point  $m$ , when the device switches

to the conducting state.

The Region MN of the characteristic shows that as soon as the device latches on to its ON state; the voltage across the device drops from say, several hundred volts to 1-2 volt. depending on the rating of the SCR. & suddenly a very large amount of current starts flowing through the device. The part NK of the characteristic is called as the forward conduction state.

The anode current must be more than a value known as Latching current  $I_L$ . Latching current  $I_L$  is the minimum anode current required to maintain the Thyristor in the ON-state immediately after a Thyristor has been turned on & the gate signal has been removed.

If the forward anode current is reduced below a level known as the holding current  $I_H$ . Holding current  $I_H$  is the minimum anode current to maintain the Thyristor in the ON-state.

The holding current is in the order of milliamperes & is less than the Latching current  $I_L$ .

### 3) Reverse Blocking Region!

When the Cathode is made positive with respect to anode with the Switch S open, the Thyristor becomes reverse biased.


In fig OP is the Reverse blocking Region, in this Region, the Thyristor exhibits a blocking characteristic similar to that of a diode.

In this reverse biased condition, the junction  $J_1$  &  $J_3$  are Reverse biased & the middle junction  $J_2$  is Forward biased. Therefore, only a small leakage current (in mA) flows. If the reverse voltage is increased, then at a critical Breakdown level called reverse Breakdown Voltage  $V_{BR}$ .

# SCR Turn ON methods :-

- 1) Forward Voltage Triggering
- 2) Gate Triggering
- 3)  $dv/dt$  Triggering
- 4) Light Triggering
- 5) temperature Triggering.


## 1) Forward $V_{tg}$ Triggering




→ SCR is Forward biased and no.  $V_{tg}$  is applied across the gate.

→ As Forward  $V_{tg}$  increases beyond Forward break down ( $V_{FBO}$ ) the SCR starts conducting.

→ This method is very less used.




## 2) Gate Triggering



→ Along with Forward biasing the SCR, the Gate  $V_{tg}$  is applied.

→ due to this Junction  $J_2$  is Forward biased and SCR will turn ON.

### 3) dv/dt triggering :-



- When SCR is Forward biased
- Junction  $J_1, J_3$  is Forward biased
- $J_2 \rightarrow$  Reverse biased hence it will act as a Capacitor ( $C_j$ )
- $C_j$  will store the charges.

$$Q = C_j \cdot V_a$$

$C_j \rightarrow$  junction Capacitance  
 $V_a \rightarrow$  anode voltage

$$\frac{dq}{dt} = i_j = C_j \cdot \frac{dV_a}{dt} \quad \# \quad V_a \frac{dC_j}{dt} + V_a \cdot \frac{dC_j}{dt}$$

neglect this term.

$$i_j = C_j \frac{dV_a}{dt}$$

- here. as  $V_a$  increased  $i_j$  will also increase
- if  $i_j$  increases it will break the depletion region across  $J_2$
- The SCR Starts Conducting.

### 4) Light Triggering (LASCR)

- here we will use light activated SCR.
- A light is passed through the gate terminal
- that will break the junction across  $J_2$
- SCR Starts Conducting.

### 5) Temperature Triggering

- when temp is provided across the gate
- Junction breakdown occurs & SCR starts conducting

## SCR Turn OFF methods :-

(19)

- 1) Natural Commutation.
- 2) Reverse bias Turn OFF
- 3) Gate Turn OFF.

### 1) Natural Commutation.

- Once the SCR is ON and if the Gate  $V_{tg}$  is removed even then the SCR will remain ON.
- If anode current is reduced less than Holding Current.
- SCR will turn OFF.


### 2) Reverse bias.

- If Reverse bias is applied across the SCR
- SCR will turn OFF.


### 3) Gate Turn OFF :-

- If negative  $V_{tg}$  is applied across the ~~SCR~~ Gate.
- The negative gate current, holding current increased and SCR will turn OFF.


# Forced Commutation - class A (Self Commutation)



$R_L$  high.



$R_L$  value less



- 
- $R_L C$  is used to turn OFF SCR.
- when gate pulse is applied SCR is ON.
- $L$  &  $C$  starts charging.
- $L$  provides reverse current to SCR.
- hence SCR current decreases and SCR is turned OFF.
- Once




# Firing Circuits of SCR :- (Gate Trigger Circuits) (21)

- a) R-Firing (Resistance) circuit
- b) RC-Firing (Resistance-Capacitance) circuit
- c) UJT-Firing circuit.

→ Some of the commonly used firing circuits are named above.  
R-Firing circuit:

→ A control ckt is used b/w Gate and Cathode to turn on the SCR  
 → These control ckt's are known as Firing ckt's or Triggering ckt's



→ Fig. shows a half wave controlled rectifier ckt

→  $V_s$ , load and SCR is connected in series.

→ ckt connected b/w A & K is known as power ckt's because A & K can handle high  $V_{tg}$  & high current.

→ ckt connected b/w G & K is known as control ckt's which are low power ckt's

→ R-firing ckt's are simplest & most economical ckt's

→ The resistor  $R_1$  limits the current through the gate of the SCR

→  $R_2$  is the variable resistor, by varying the resistance we can control the firing angle of SCR  
 → Hence it is known as R-firing ckt.

→ R is the stabilizing resistor

→ Diode ensures that no negative  $V_{tg}$  reaches the gate of SCR. → Diode allows current only in the half cycle only

## Operation:-

→ Initially SCR is in OFF state

→ Apply the supply  $V_{tg}$

22  
 → During the half cycle Anode is +ve & Cathode is negative  
 → Due to this  $J_1$  &  $J_3$  is Forward biased but  $J_2$  is reverse biased condition.

→ SCR will be OFF  $\Rightarrow$  It will act as open switch.

→ Current will flow from  $V_s$ , load,  $R_1$ ,  $R_2$  R. & back to Source. ( $V_s$ )

→  $V_g = V_{gt}$  (gate trigger  $V_{gt}$ ) - SCR will turn ON


→ Then current flows from  $V_s$ , SCR & back to  $V_s$

→ During -ve half of  $i_p$  SCR will be OFF.


Case (i): when  $R_2$  is very large.

→ The current through resistors will be very less


→ Hence  $V_g < V_{gt} \Rightarrow$  SCR will be OFF



Case(ii) when  $R_2$  is optimum.




Case (iii) when  $R_2$  is very small.



- Firing angle ( $\alpha$ ) depends on value of  $R_2$
- $\alpha \propto R_2$
- $\alpha$  ranges from  $(0 \text{ to } 90^\circ)$  can not be upto  $180^\circ$  (limitation)

- To overcome this limitation we will use RC & UJT firing CKts.

RC Firing Circuit :-  $\rightarrow$  RC Half wave triggering ckt  
 $\rightarrow$  RC full wave triggering ckt




- R firing ckt can provide the firing angle  $(\alpha)$  from  $0^\circ$  to  $90^\circ$   
 - to overcome this limitation RC firing ckt is used.

(i) Half wave Triggering ckt

- Fig shows the RC triggering ckt
- Ckt b/w A & K is power ckt
- Ckt b/w G & K is control ckt
- Control ckt consists of two diodes  $D_1$  &  $D_2$ , variable resistor R & a capacitor.
- by varying the resistor value of R we can control the firing angle from  $0^\circ$  to  $180^\circ$

Operation :- (i) R is large




- During -ve half of i/p Diode  $D_2$  is forward biased and current flows from  $V_s$ , through capacitor C, Diode  $D_2$  & back to source  $V_s$ .

- So capacitor C charges through diode D with [lower plate +ve & upper plate -ve] negative  $V_{tg}$


- As the i/p  $V_{tg}$  moves towards the positive peak the capacitor will start charging with the  $V_{tg}$

- As Capacitor  $V_c$  reaches  $V_{gt}$  then SCR starts conducting.
- Again During -ve half cycle SCR will be OFF and during the half of i/p when  $V_c = V_{gt}$  the SCR is ON & starts conducting.
- when R is high then the Capacitor charging time will also be more.

(ii) R is small




- If R value is less then charging time of capacitor is less.




(ii) Full wave Triggering Ckt

(2b)

(i) when R is large  
- charging time of capacitor 'C' is more.




(ii) when R is small  
- charging time of capacitor 'C' is less.



Subscribe EC ACADEMY on Youtube

## UJT Triggering Circuit:-



(27)


UJT  $\Rightarrow$  Unijunction Transistor

- It is an electronic <sup>Semiconductor</sup> device which has only one Junction

- It has 3 terminals Emitter, Base 1 & Base 2.

- It is a highly Efficient Switch.

- Its switching time is in the range of nano-seconds



- Fig. shows the UJT Triggering circuit.

- Ckt b/w A & K is Power circuit

- Ckt b/w G & K is Control circuit.

-  $V_s$  is applied to the bridge rectifier.

- Then the rectified  $V_d$  is applied to the Zener diode

- Zener diode will act as Voltage Regulator

- It will clip the  $V_d$  to a fixed  $V_z$ .

-  $V_z$  is applied to the Charging ckt.

- Capacitor C. Charges through Resistor  $R_1$ .

- When  $V_c$  reaches ~~the~~ UJT triggering  $V_{tg}(V_p)$
- the UJT will turn ON.
- Capacitor will discharge through ~~primary of~~ Emitter,  $B_1$  and primary of pulse transformer
- A pulse is produced at primary & secondary of pulse transformer
- This pulse will act as gate triggering pulse of SCR.
- Charging of Capacitor can be controlled by Varying Resistor  $R_1$
- Hence firing angle can be controlled from  $0^\circ$  to  $180^\circ$

